Non-volatile programmable memory
A memory is provided. The memory includes an array of non-volatile memory cells, each memory cell including a two terminal memory plug that switches from a first resistance state to a second resistance state upon application of a first write voltage pulse and reversibly switches from the second resi...
Gespeichert in:
1. Verfasser: | |
---|---|
Format: | Patent |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | |
---|---|
container_issue | |
container_start_page | |
container_title | |
container_volume | |
creator | CHEVALLIER CHRISTOPHE J,KINNEY WAYNE I,LONGCOR STEVEN W,RINERSON DARRELL,SANCHAEZ JOHN E JR,SWAB PHILIP,WARD EDMOND R |
description | A memory is provided. The memory includes an array of non-volatile memory cells, each memory cell including a two terminal memory plug that switches from a first resistance state to a second resistance state upon application of a first write voltage pulse and reversibly switches from the second resistance state to the first resistance state upon application of a second write voltage pulse. |
format | Patent |
fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_CN1977337A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>CN1977337A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_CN1977337A3</originalsourceid><addsrcrecordid>eNrjZFDwy8_TLcvPSSzJzElVKCjKTy9KzM1NTAJyclNz84sqeRhY0xJzilN5oTQ3g7yba4izh25qQX58anFBYnJqXmpJvLOfoaW5ubGxuaMxYRUA5ZIk1w</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Non-volatile programmable memory</title><source>esp@cenet</source><creator>CHEVALLIER CHRISTOPHE J,KINNEY WAYNE I,LONGCOR STEVEN W,RINERSON DARRELL,SANCHAEZ JOHN E JR,SWAB PHILIP,WARD EDMOND R</creator><creatorcontrib>CHEVALLIER CHRISTOPHE J,KINNEY WAYNE I,LONGCOR STEVEN W,RINERSON DARRELL,SANCHAEZ JOHN E JR,SWAB PHILIP,WARD EDMOND R</creatorcontrib><description>A memory is provided. The memory includes an array of non-volatile memory cells, each memory cell including a two terminal memory plug that switches from a first resistance state to a second resistance state upon application of a first write voltage pulse and reversibly switches from the second resistance state to the first resistance state upon application of a second write voltage pulse.</description><language>eng</language><subject>ELECTRICITY ; INFORMATION STORAGE ; PHYSICS ; STATIC STORES</subject><creationdate>2007</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20070606&DB=EPODOC&CC=CN&NR=1977337A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,309,781,886,25568,76551</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20070606&DB=EPODOC&CC=CN&NR=1977337A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>CHEVALLIER CHRISTOPHE J,KINNEY WAYNE I,LONGCOR STEVEN W,RINERSON DARRELL,SANCHAEZ JOHN E JR,SWAB PHILIP,WARD EDMOND R</creatorcontrib><title>Non-volatile programmable memory</title><description>A memory is provided. The memory includes an array of non-volatile memory cells, each memory cell including a two terminal memory plug that switches from a first resistance state to a second resistance state upon application of a first write voltage pulse and reversibly switches from the second resistance state to the first resistance state upon application of a second write voltage pulse.</description><subject>ELECTRICITY</subject><subject>INFORMATION STORAGE</subject><subject>PHYSICS</subject><subject>STATIC STORES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2007</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZFDwy8_TLcvPSSzJzElVKCjKTy9KzM1NTAJyclNz84sqeRhY0xJzilN5oTQ3g7yba4izh25qQX58anFBYnJqXmpJvLOfoaW5ubGxuaMxYRUA5ZIk1w</recordid><startdate>20070606</startdate><enddate>20070606</enddate><creator>CHEVALLIER CHRISTOPHE J,KINNEY WAYNE I,LONGCOR STEVEN W,RINERSON DARRELL,SANCHAEZ JOHN E JR,SWAB PHILIP,WARD EDMOND R</creator><scope>EVB</scope></search><sort><creationdate>20070606</creationdate><title>Non-volatile programmable memory</title><author>CHEVALLIER CHRISTOPHE J,KINNEY WAYNE I,LONGCOR STEVEN W,RINERSON DARRELL,SANCHAEZ JOHN E JR,SWAB PHILIP,WARD EDMOND R</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_CN1977337A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2007</creationdate><topic>ELECTRICITY</topic><topic>INFORMATION STORAGE</topic><topic>PHYSICS</topic><topic>STATIC STORES</topic><toplevel>online_resources</toplevel><creatorcontrib>CHEVALLIER CHRISTOPHE J,KINNEY WAYNE I,LONGCOR STEVEN W,RINERSON DARRELL,SANCHAEZ JOHN E JR,SWAB PHILIP,WARD EDMOND R</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>CHEVALLIER CHRISTOPHE J,KINNEY WAYNE I,LONGCOR STEVEN W,RINERSON DARRELL,SANCHAEZ JOHN E JR,SWAB PHILIP,WARD EDMOND R</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Non-volatile programmable memory</title><date>2007-06-06</date><risdate>2007</risdate><abstract>A memory is provided. The memory includes an array of non-volatile memory cells, each memory cell including a two terminal memory plug that switches from a first resistance state to a second resistance state upon application of a first write voltage pulse and reversibly switches from the second resistance state to the first resistance state upon application of a second write voltage pulse.</abstract><oa>free_for_read</oa></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | |
ispartof | |
issn | |
language | eng |
recordid | cdi_epo_espacenet_CN1977337A |
source | esp@cenet |
subjects | ELECTRICITY INFORMATION STORAGE PHYSICS STATIC STORES |
title | Non-volatile programmable memory |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-17T13%3A00%3A48IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=CHEVALLIER%20CHRISTOPHE%20J,KINNEY%20WAYNE%20I,LONGCOR%20STEVEN%20W,RINERSON%20DARRELL,SANCHAEZ%20JOHN%20E%20JR,SWAB%20PHILIP,WARD%20EDMOND%20R&rft.date=2007-06-06&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3ECN1977337A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |