Flat panel display and its method of fabrication
A flat panel display device which can prevent line defects and voltage drops using a conductive substrate formed of metal foil as a power supply layer includes: a conductive substrate (300); a first insulating layer (305) formed on one side of the substrate and having a contact hole exposing a part...
Gespeichert in:
1. Verfasser: | |
---|---|
Format: | Patent |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | |
---|---|
container_issue | |
container_start_page | |
container_title | |
container_volume | |
creator | SHIN HYUN-SOO,KOO JAE-BON,MO YEON-GON |
description | A flat panel display device which can prevent line defects and voltage drops using a conductive substrate formed of metal foil as a power supply layer includes: a conductive substrate (300); a first insulating layer (305) formed on one side of the substrate and having a contact hole exposing a part of the conductive substrate; a Thin Film Transistor (TFT) having a semiconductor layer (310) formed on the first insulating layer, a gate electrode (325), and source and drain electrodes (342,345); and a display element having a pixel electrode (360) connected to one of the source and drain electrodes of the TFT. The other of the source and drain electrodes of the TFT is electrically connected to the conductive substrate (300) via the contact hole (337). |
format | Patent |
fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_CN1828924A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>CN1828924A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_CN1828924A3</originalsourceid><addsrcrecordid>eNrjZDBwy0ksUShIzEvNUUjJLC7ISaxUSMxLUcgsKVbITS3JyE9RyE9TSEtMKspMTizJzM_jYWBNS8wpTuWF0twM8m6uIc4euqkF-fGpxQWJyal5qSXxzn6GFkYWlkYmjsaEVQAAiOEqHw</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Flat panel display and its method of fabrication</title><source>esp@cenet</source><creator>SHIN HYUN-SOO,KOO JAE-BON,MO YEON-GON</creator><creatorcontrib>SHIN HYUN-SOO,KOO JAE-BON,MO YEON-GON</creatorcontrib><description>A flat panel display device which can prevent line defects and voltage drops using a conductive substrate formed of metal foil as a power supply layer includes: a conductive substrate (300); a first insulating layer (305) formed on one side of the substrate and having a contact hole exposing a part of the conductive substrate; a Thin Film Transistor (TFT) having a semiconductor layer (310) formed on the first insulating layer, a gate electrode (325), and source and drain electrodes (342,345); and a display element having a pixel electrode (360) connected to one of the source and drain electrodes of the TFT. The other of the source and drain electrodes of the TFT is electrically connected to the conductive substrate (300) via the contact hole (337).</description><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2006</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20060906&DB=EPODOC&CC=CN&NR=1828924A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,309,781,886,25566,76549</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20060906&DB=EPODOC&CC=CN&NR=1828924A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>SHIN HYUN-SOO,KOO JAE-BON,MO YEON-GON</creatorcontrib><title>Flat panel display and its method of fabrication</title><description>A flat panel display device which can prevent line defects and voltage drops using a conductive substrate formed of metal foil as a power supply layer includes: a conductive substrate (300); a first insulating layer (305) formed on one side of the substrate and having a contact hole exposing a part of the conductive substrate; a Thin Film Transistor (TFT) having a semiconductor layer (310) formed on the first insulating layer, a gate electrode (325), and source and drain electrodes (342,345); and a display element having a pixel electrode (360) connected to one of the source and drain electrodes of the TFT. The other of the source and drain electrodes of the TFT is electrically connected to the conductive substrate (300) via the contact hole (337).</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2006</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZDBwy0ksUShIzEvNUUjJLC7ISaxUSMxLUcgsKVbITS3JyE9RyE9TSEtMKspMTizJzM_jYWBNS8wpTuWF0twM8m6uIc4euqkF-fGpxQWJyal5qSXxzn6GFkYWlkYmjsaEVQAAiOEqHw</recordid><startdate>20060906</startdate><enddate>20060906</enddate><creator>SHIN HYUN-SOO,KOO JAE-BON,MO YEON-GON</creator><scope>EVB</scope></search><sort><creationdate>20060906</creationdate><title>Flat panel display and its method of fabrication</title><author>SHIN HYUN-SOO,KOO JAE-BON,MO YEON-GON</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_CN1828924A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2006</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>SHIN HYUN-SOO,KOO JAE-BON,MO YEON-GON</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>SHIN HYUN-SOO,KOO JAE-BON,MO YEON-GON</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Flat panel display and its method of fabrication</title><date>2006-09-06</date><risdate>2006</risdate><abstract>A flat panel display device which can prevent line defects and voltage drops using a conductive substrate formed of metal foil as a power supply layer includes: a conductive substrate (300); a first insulating layer (305) formed on one side of the substrate and having a contact hole exposing a part of the conductive substrate; a Thin Film Transistor (TFT) having a semiconductor layer (310) formed on the first insulating layer, a gate electrode (325), and source and drain electrodes (342,345); and a display element having a pixel electrode (360) connected to one of the source and drain electrodes of the TFT. The other of the source and drain electrodes of the TFT is electrically connected to the conductive substrate (300) via the contact hole (337).</abstract><oa>free_for_read</oa></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | |
ispartof | |
issn | |
language | eng |
recordid | cdi_epo_espacenet_CN1828924A |
source | esp@cenet |
subjects | BASIC ELECTRIC ELEMENTS ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ELECTRICITY SEMICONDUCTOR DEVICES |
title | Flat panel display and its method of fabrication |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-17T21%3A37%3A49IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=SHIN%20HYUN-SOO,KOO%20JAE-BON,MO%20YEON-GON&rft.date=2006-09-06&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3ECN1828924A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |