Extensible operating system oriented to RISC-V architecture extension instruction set
The invention relates to the technical field of computer software, and provides an extensible operating system oriented to an RISC-V (Reduced Instruction Set Computer-Visual) architecture extension instruction set, a universal RISC-V processor of a hardware layer comprises a basic instruction set an...
Gespeichert in:
Hauptverfasser: | , , , , , , , , , , , |
---|---|
Format: | Patent |
Sprache: | chi ; eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | |
---|---|
container_issue | |
container_start_page | |
container_title | |
container_volume | |
creator | WU YANJUN CHENG ZHIXING LI LING QIN HANG MA XIAOHAN QI JI ZHANG FEI CHENG LIMIN YU JIAGENG DAI CHENGRONG KUANG SHOUXU NI JINCHENG |
description | The invention relates to the technical field of computer software, and provides an extensible operating system oriented to an RISC-V (Reduced Instruction Set Computer-Visual) architecture extension instruction set, a universal RISC-V processor of a hardware layer comprises a basic instruction set and a partial standard extension instruction set, the diversified RISC-V processor further comprises other standard and non-standard extended instruction sets except the instruction set contained in the general processor; a general operating system kernel of the operating system kernel layer does not support a part of specific extended instruction sets, and a specific operating system kernel supports a part of specific extended instruction sets; the basic model of the library layer comprises a library unrelated to an extended instruction set, and the extensible model comprises a library unrelated to the extended instruction set and a library related to the extended instruction set; the basic model of the application |
format | Patent |
fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_CN118689471A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>CN118689471A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_CN118689471A3</originalsourceid><addsrcrecordid>eNqNi70KAjEQBq-xEPUd1ge4Iih6lhJOtLHwrz1i_NTAuQnZPdC3F9EHsJopZvrFsX4qWMK5BcWE7DTwjeQligfFHMCKC2mk3WZvyxO57O9B4bXLIHzfyBRYNHdePy7QYdG7ulYw-nFQjFf1wa5LpNhAkvNgaGO3xlSzajGdm-Xkn-YNIic51g</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Extensible operating system oriented to RISC-V architecture extension instruction set</title><source>esp@cenet</source><creator>WU YANJUN ; CHENG ZHIXING ; LI LING ; QIN HANG ; MA XIAOHAN ; QI JI ; ZHANG FEI ; CHENG LIMIN ; YU JIAGENG ; DAI CHENGRONG ; KUANG SHOUXU ; NI JINCHENG</creator><creatorcontrib>WU YANJUN ; CHENG ZHIXING ; LI LING ; QIN HANG ; MA XIAOHAN ; QI JI ; ZHANG FEI ; CHENG LIMIN ; YU JIAGENG ; DAI CHENGRONG ; KUANG SHOUXU ; NI JINCHENG</creatorcontrib><description>The invention relates to the technical field of computer software, and provides an extensible operating system oriented to an RISC-V (Reduced Instruction Set Computer-Visual) architecture extension instruction set, a universal RISC-V processor of a hardware layer comprises a basic instruction set and a partial standard extension instruction set, the diversified RISC-V processor further comprises other standard and non-standard extended instruction sets except the instruction set contained in the general processor; a general operating system kernel of the operating system kernel layer does not support a part of specific extended instruction sets, and a specific operating system kernel supports a part of specific extended instruction sets; the basic model of the library layer comprises a library unrelated to an extended instruction set, and the extensible model comprises a library unrelated to the extended instruction set and a library related to the extended instruction set; the basic model of the application</description><language>chi ; eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>2024</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20240924&DB=EPODOC&CC=CN&NR=118689471A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76289</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20240924&DB=EPODOC&CC=CN&NR=118689471A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>WU YANJUN</creatorcontrib><creatorcontrib>CHENG ZHIXING</creatorcontrib><creatorcontrib>LI LING</creatorcontrib><creatorcontrib>QIN HANG</creatorcontrib><creatorcontrib>MA XIAOHAN</creatorcontrib><creatorcontrib>QI JI</creatorcontrib><creatorcontrib>ZHANG FEI</creatorcontrib><creatorcontrib>CHENG LIMIN</creatorcontrib><creatorcontrib>YU JIAGENG</creatorcontrib><creatorcontrib>DAI CHENGRONG</creatorcontrib><creatorcontrib>KUANG SHOUXU</creatorcontrib><creatorcontrib>NI JINCHENG</creatorcontrib><title>Extensible operating system oriented to RISC-V architecture extension instruction set</title><description>The invention relates to the technical field of computer software, and provides an extensible operating system oriented to an RISC-V (Reduced Instruction Set Computer-Visual) architecture extension instruction set, a universal RISC-V processor of a hardware layer comprises a basic instruction set and a partial standard extension instruction set, the diversified RISC-V processor further comprises other standard and non-standard extended instruction sets except the instruction set contained in the general processor; a general operating system kernel of the operating system kernel layer does not support a part of specific extended instruction sets, and a specific operating system kernel supports a part of specific extended instruction sets; the basic model of the library layer comprises a library unrelated to an extended instruction set, and the extensible model comprises a library unrelated to the extended instruction set and a library related to the extended instruction set; the basic model of the application</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2024</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNi70KAjEQBq-xEPUd1ge4Iih6lhJOtLHwrz1i_NTAuQnZPdC3F9EHsJopZvrFsX4qWMK5BcWE7DTwjeQligfFHMCKC2mk3WZvyxO57O9B4bXLIHzfyBRYNHdePy7QYdG7ulYw-nFQjFf1wa5LpNhAkvNgaGO3xlSzajGdm-Xkn-YNIic51g</recordid><startdate>20240924</startdate><enddate>20240924</enddate><creator>WU YANJUN</creator><creator>CHENG ZHIXING</creator><creator>LI LING</creator><creator>QIN HANG</creator><creator>MA XIAOHAN</creator><creator>QI JI</creator><creator>ZHANG FEI</creator><creator>CHENG LIMIN</creator><creator>YU JIAGENG</creator><creator>DAI CHENGRONG</creator><creator>KUANG SHOUXU</creator><creator>NI JINCHENG</creator><scope>EVB</scope></search><sort><creationdate>20240924</creationdate><title>Extensible operating system oriented to RISC-V architecture extension instruction set</title><author>WU YANJUN ; CHENG ZHIXING ; LI LING ; QIN HANG ; MA XIAOHAN ; QI JI ; ZHANG FEI ; CHENG LIMIN ; YU JIAGENG ; DAI CHENGRONG ; KUANG SHOUXU ; NI JINCHENG</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_CN118689471A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>chi ; eng</language><creationdate>2024</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>WU YANJUN</creatorcontrib><creatorcontrib>CHENG ZHIXING</creatorcontrib><creatorcontrib>LI LING</creatorcontrib><creatorcontrib>QIN HANG</creatorcontrib><creatorcontrib>MA XIAOHAN</creatorcontrib><creatorcontrib>QI JI</creatorcontrib><creatorcontrib>ZHANG FEI</creatorcontrib><creatorcontrib>CHENG LIMIN</creatorcontrib><creatorcontrib>YU JIAGENG</creatorcontrib><creatorcontrib>DAI CHENGRONG</creatorcontrib><creatorcontrib>KUANG SHOUXU</creatorcontrib><creatorcontrib>NI JINCHENG</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>WU YANJUN</au><au>CHENG ZHIXING</au><au>LI LING</au><au>QIN HANG</au><au>MA XIAOHAN</au><au>QI JI</au><au>ZHANG FEI</au><au>CHENG LIMIN</au><au>YU JIAGENG</au><au>DAI CHENGRONG</au><au>KUANG SHOUXU</au><au>NI JINCHENG</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Extensible operating system oriented to RISC-V architecture extension instruction set</title><date>2024-09-24</date><risdate>2024</risdate><abstract>The invention relates to the technical field of computer software, and provides an extensible operating system oriented to an RISC-V (Reduced Instruction Set Computer-Visual) architecture extension instruction set, a universal RISC-V processor of a hardware layer comprises a basic instruction set and a partial standard extension instruction set, the diversified RISC-V processor further comprises other standard and non-standard extended instruction sets except the instruction set contained in the general processor; a general operating system kernel of the operating system kernel layer does not support a part of specific extended instruction sets, and a specific operating system kernel supports a part of specific extended instruction sets; the basic model of the library layer comprises a library unrelated to an extended instruction set, and the extensible model comprises a library unrelated to the extended instruction set and a library related to the extended instruction set; the basic model of the application</abstract><oa>free_for_read</oa></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | |
ispartof | |
issn | |
language | chi ; eng |
recordid | cdi_epo_espacenet_CN118689471A |
source | esp@cenet |
subjects | CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING PHYSICS |
title | Extensible operating system oriented to RISC-V architecture extension instruction set |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-07T16%3A47%3A43IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=WU%20YANJUN&rft.date=2024-09-24&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3ECN118689471A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |