Extensible pulse power supply time sequence generator with high-precision external trigger control
The invention discloses an extensible pulse power supply time sequence generator with high-precision external trigger control, which comprises a digital signal processing unit, an external trigger control unit and an external trigger control unit, the field programmable gate array is connected with...
Gespeichert in:
Hauptverfasser: | , , , , , |
---|---|
Format: | Patent |
Sprache: | chi ; eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | |
---|---|
container_issue | |
container_start_page | |
container_title | |
container_volume | |
creator | YAN PING LIU KUN PAN WEIWEI XU XUZHE LYU HENGYU FU RONGYAO |
description | The invention discloses an extensible pulse power supply time sequence generator with high-precision external trigger control, which comprises a digital signal processing unit, an external trigger control unit and an external trigger control unit, the field programmable gate array is connected with an optical fiber external clock input port, an optical fiber external trigger input port, an optical fiber synchronous time sequence output port, an optical fiber trigger output port and a clock output port; the embedded system unit comprises a core unit and a communication interface, and the core unit comprises an advanced reduced instruction set machine processor which is used for receiving and processing data and instructions from an upper computer and controlling the digital signal processing unit; a double-rate synchronous dynamic random access memory; a real-time clock; debugging a serial port; an acquisition control module; the communication interface comprises a 100M Ethernet interface, a gigabit Ethernet i |
format | Patent |
fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_CN118444748A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>CN118444748A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_CN118444748A3</originalsourceid><addsrcrecordid>eNqNzDEOwjAMheEuDAi4gzlAh4pIdEVVERMTe5VGJrGUJsFxVLg9GTgAy_uXp2_bzONbMGSaPUIqPteNKzLkkpL_gNCCkPFVMBgEiwFZS2RYSRw4sq5NjIYyxQBYJQ7agzBZWw0Tg3D0-2bz1FU-_LprjtfxMdxaTHHCnLSprEzDvet6pdRZ9ZfTP58v8Rw_TQ</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Extensible pulse power supply time sequence generator with high-precision external trigger control</title><source>esp@cenet</source><creator>YAN PING ; LIU KUN ; PAN WEIWEI ; XU XUZHE ; LYU HENGYU ; FU RONGYAO</creator><creatorcontrib>YAN PING ; LIU KUN ; PAN WEIWEI ; XU XUZHE ; LYU HENGYU ; FU RONGYAO</creatorcontrib><description>The invention discloses an extensible pulse power supply time sequence generator with high-precision external trigger control, which comprises a digital signal processing unit, an external trigger control unit and an external trigger control unit, the field programmable gate array is connected with an optical fiber external clock input port, an optical fiber external trigger input port, an optical fiber synchronous time sequence output port, an optical fiber trigger output port and a clock output port; the embedded system unit comprises a core unit and a communication interface, and the core unit comprises an advanced reduced instruction set machine processor which is used for receiving and processing data and instructions from an upper computer and controlling the digital signal processing unit; a double-rate synchronous dynamic random access memory; a real-time clock; debugging a serial port; an acquisition control module; the communication interface comprises a 100M Ethernet interface, a gigabit Ethernet i</description><language>chi ; eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>2024</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20240806&DB=EPODOC&CC=CN&NR=118444748A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76289</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20240806&DB=EPODOC&CC=CN&NR=118444748A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>YAN PING</creatorcontrib><creatorcontrib>LIU KUN</creatorcontrib><creatorcontrib>PAN WEIWEI</creatorcontrib><creatorcontrib>XU XUZHE</creatorcontrib><creatorcontrib>LYU HENGYU</creatorcontrib><creatorcontrib>FU RONGYAO</creatorcontrib><title>Extensible pulse power supply time sequence generator with high-precision external trigger control</title><description>The invention discloses an extensible pulse power supply time sequence generator with high-precision external trigger control, which comprises a digital signal processing unit, an external trigger control unit and an external trigger control unit, the field programmable gate array is connected with an optical fiber external clock input port, an optical fiber external trigger input port, an optical fiber synchronous time sequence output port, an optical fiber trigger output port and a clock output port; the embedded system unit comprises a core unit and a communication interface, and the core unit comprises an advanced reduced instruction set machine processor which is used for receiving and processing data and instructions from an upper computer and controlling the digital signal processing unit; a double-rate synchronous dynamic random access memory; a real-time clock; debugging a serial port; an acquisition control module; the communication interface comprises a 100M Ethernet interface, a gigabit Ethernet i</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2024</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNzDEOwjAMheEuDAi4gzlAh4pIdEVVERMTe5VGJrGUJsFxVLg9GTgAy_uXp2_bzONbMGSaPUIqPteNKzLkkpL_gNCCkPFVMBgEiwFZS2RYSRw4sq5NjIYyxQBYJQ7agzBZWw0Tg3D0-2bz1FU-_LprjtfxMdxaTHHCnLSprEzDvet6pdRZ9ZfTP58v8Rw_TQ</recordid><startdate>20240806</startdate><enddate>20240806</enddate><creator>YAN PING</creator><creator>LIU KUN</creator><creator>PAN WEIWEI</creator><creator>XU XUZHE</creator><creator>LYU HENGYU</creator><creator>FU RONGYAO</creator><scope>EVB</scope></search><sort><creationdate>20240806</creationdate><title>Extensible pulse power supply time sequence generator with high-precision external trigger control</title><author>YAN PING ; LIU KUN ; PAN WEIWEI ; XU XUZHE ; LYU HENGYU ; FU RONGYAO</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_CN118444748A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>chi ; eng</language><creationdate>2024</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>YAN PING</creatorcontrib><creatorcontrib>LIU KUN</creatorcontrib><creatorcontrib>PAN WEIWEI</creatorcontrib><creatorcontrib>XU XUZHE</creatorcontrib><creatorcontrib>LYU HENGYU</creatorcontrib><creatorcontrib>FU RONGYAO</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>YAN PING</au><au>LIU KUN</au><au>PAN WEIWEI</au><au>XU XUZHE</au><au>LYU HENGYU</au><au>FU RONGYAO</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Extensible pulse power supply time sequence generator with high-precision external trigger control</title><date>2024-08-06</date><risdate>2024</risdate><abstract>The invention discloses an extensible pulse power supply time sequence generator with high-precision external trigger control, which comprises a digital signal processing unit, an external trigger control unit and an external trigger control unit, the field programmable gate array is connected with an optical fiber external clock input port, an optical fiber external trigger input port, an optical fiber synchronous time sequence output port, an optical fiber trigger output port and a clock output port; the embedded system unit comprises a core unit and a communication interface, and the core unit comprises an advanced reduced instruction set machine processor which is used for receiving and processing data and instructions from an upper computer and controlling the digital signal processing unit; a double-rate synchronous dynamic random access memory; a real-time clock; debugging a serial port; an acquisition control module; the communication interface comprises a 100M Ethernet interface, a gigabit Ethernet i</abstract><oa>free_for_read</oa></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | |
ispartof | |
issn | |
language | chi ; eng |
recordid | cdi_epo_espacenet_CN118444748A |
source | esp@cenet |
subjects | CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING PHYSICS |
title | Extensible pulse power supply time sequence generator with high-precision external trigger control |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-10T21%3A15%3A41IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=YAN%20PING&rft.date=2024-08-06&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3ECN118444748A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |