MEMORY DEVICE, ELECTRONIC DEVICE AND OPERATING METHOD OF MEMORY DEVICE
Disclosed are a memory device and an operating method thereof, the memory device including: a logic circuit receiving a first signal and a second signal from an external host; an output circuit that receives the first logical operation result or the second logical operation result from the logic cir...
Gespeichert in:
Hauptverfasser: | , |
---|---|
Format: | Patent |
Sprache: | chi ; eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | |
---|---|
container_issue | |
container_start_page | |
container_title | |
container_volume | |
creator | AHN SUNG-OH PARK JAE-WON |
description | Disclosed are a memory device and an operating method thereof, the memory device including: a logic circuit receiving a first signal and a second signal from an external host; an output circuit that receives the first logical operation result or the second logical operation result from the logic circuit; a first logic gate receiving the first signal or the second signal and performing a third logic operation to output a third signal; a second logic gate receiving the first signal and the second signal and performing a fourth logic operation to output a fourth signal; and a multiplexer receiving the third signal and the fourth signal, receiving the first logical operation result or the second logical operation result from the output circuit, and outputting one of the third signal and the fourth signal as a fifth signal in response to the first logical operation result or the second logical operation result.
公开了一种存储器装置及其操作方法,该存储器装置包括:逻辑电路,其从外部主机接收第一信号和第二信号;输出电路,其从逻辑电路接收第一逻辑运算结果或第二逻辑运算结果;第一逻辑门,其接收第一信号或第二信号,并且执行第 |
format | Patent |
fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_CN118398063A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>CN118398063A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_CN118398063A3</originalsourceid><addsrcrecordid>eNrjZHDzdfX1D4pUcHEN83R21VFw9XF1Dgny9_N0hgopOPq5KPgHuAY5hnj6uSv4uoZ4-AMF3BRQNPIwsKYl5hSn8kJpbgZFN9cQZw_d1IL8-NTigsTk1LzUknhnP0NDC2NLCwMzY0djYtQAAIcrLAM</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>MEMORY DEVICE, ELECTRONIC DEVICE AND OPERATING METHOD OF MEMORY DEVICE</title><source>esp@cenet</source><creator>AHN SUNG-OH ; PARK JAE-WON</creator><creatorcontrib>AHN SUNG-OH ; PARK JAE-WON</creatorcontrib><description>Disclosed are a memory device and an operating method thereof, the memory device including: a logic circuit receiving a first signal and a second signal from an external host; an output circuit that receives the first logical operation result or the second logical operation result from the logic circuit; a first logic gate receiving the first signal or the second signal and performing a third logic operation to output a third signal; a second logic gate receiving the first signal and the second signal and performing a fourth logic operation to output a fourth signal; and a multiplexer receiving the third signal and the fourth signal, receiving the first logical operation result or the second logical operation result from the output circuit, and outputting one of the third signal and the fourth signal as a fifth signal in response to the first logical operation result or the second logical operation result.
公开了一种存储器装置及其操作方法,该存储器装置包括:逻辑电路,其从外部主机接收第一信号和第二信号;输出电路,其从逻辑电路接收第一逻辑运算结果或第二逻辑运算结果;第一逻辑门,其接收第一信号或第二信号,并且执行第</description><language>chi ; eng</language><subject>INFORMATION STORAGE ; PHYSICS ; STATIC STORES</subject><creationdate>2024</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20240726&DB=EPODOC&CC=CN&NR=118398063A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25543,76293</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20240726&DB=EPODOC&CC=CN&NR=118398063A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>AHN SUNG-OH</creatorcontrib><creatorcontrib>PARK JAE-WON</creatorcontrib><title>MEMORY DEVICE, ELECTRONIC DEVICE AND OPERATING METHOD OF MEMORY DEVICE</title><description>Disclosed are a memory device and an operating method thereof, the memory device including: a logic circuit receiving a first signal and a second signal from an external host; an output circuit that receives the first logical operation result or the second logical operation result from the logic circuit; a first logic gate receiving the first signal or the second signal and performing a third logic operation to output a third signal; a second logic gate receiving the first signal and the second signal and performing a fourth logic operation to output a fourth signal; and a multiplexer receiving the third signal and the fourth signal, receiving the first logical operation result or the second logical operation result from the output circuit, and outputting one of the third signal and the fourth signal as a fifth signal in response to the first logical operation result or the second logical operation result.
公开了一种存储器装置及其操作方法,该存储器装置包括:逻辑电路,其从外部主机接收第一信号和第二信号;输出电路,其从逻辑电路接收第一逻辑运算结果或第二逻辑运算结果;第一逻辑门,其接收第一信号或第二信号,并且执行第</description><subject>INFORMATION STORAGE</subject><subject>PHYSICS</subject><subject>STATIC STORES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2024</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZHDzdfX1D4pUcHEN83R21VFw9XF1Dgny9_N0hgopOPq5KPgHuAY5hnj6uSv4uoZ4-AMF3BRQNPIwsKYl5hSn8kJpbgZFN9cQZw_d1IL8-NTigsTk1LzUknhnP0NDC2NLCwMzY0djYtQAAIcrLAM</recordid><startdate>20240726</startdate><enddate>20240726</enddate><creator>AHN SUNG-OH</creator><creator>PARK JAE-WON</creator><scope>EVB</scope></search><sort><creationdate>20240726</creationdate><title>MEMORY DEVICE, ELECTRONIC DEVICE AND OPERATING METHOD OF MEMORY DEVICE</title><author>AHN SUNG-OH ; PARK JAE-WON</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_CN118398063A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>chi ; eng</language><creationdate>2024</creationdate><topic>INFORMATION STORAGE</topic><topic>PHYSICS</topic><topic>STATIC STORES</topic><toplevel>online_resources</toplevel><creatorcontrib>AHN SUNG-OH</creatorcontrib><creatorcontrib>PARK JAE-WON</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>AHN SUNG-OH</au><au>PARK JAE-WON</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>MEMORY DEVICE, ELECTRONIC DEVICE AND OPERATING METHOD OF MEMORY DEVICE</title><date>2024-07-26</date><risdate>2024</risdate><abstract>Disclosed are a memory device and an operating method thereof, the memory device including: a logic circuit receiving a first signal and a second signal from an external host; an output circuit that receives the first logical operation result or the second logical operation result from the logic circuit; a first logic gate receiving the first signal or the second signal and performing a third logic operation to output a third signal; a second logic gate receiving the first signal and the second signal and performing a fourth logic operation to output a fourth signal; and a multiplexer receiving the third signal and the fourth signal, receiving the first logical operation result or the second logical operation result from the output circuit, and outputting one of the third signal and the fourth signal as a fifth signal in response to the first logical operation result or the second logical operation result.
公开了一种存储器装置及其操作方法,该存储器装置包括:逻辑电路,其从外部主机接收第一信号和第二信号;输出电路,其从逻辑电路接收第一逻辑运算结果或第二逻辑运算结果;第一逻辑门,其接收第一信号或第二信号,并且执行第</abstract><oa>free_for_read</oa></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | |
ispartof | |
issn | |
language | chi ; eng |
recordid | cdi_epo_espacenet_CN118398063A |
source | esp@cenet |
subjects | INFORMATION STORAGE PHYSICS STATIC STORES |
title | MEMORY DEVICE, ELECTRONIC DEVICE AND OPERATING METHOD OF MEMORY DEVICE |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-27T05%3A03%3A29IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=AHN%20SUNG-OH&rft.date=2024-07-26&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3ECN118398063A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |