Manufacturing method of semiconductor structure and semiconductor structure

The invention relates to a manufacturing method of a semiconductor structure and the semiconductor structure, and relates to the field of integrated circuits, and the method comprises the steps: providing a substrate, forming a fin part on the substrate, forming a gate structure on the substrate, an...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: WANG XIN, LIANG JIE, WANG SHIJING, LIU YIWEI, TU LEYI, WANG ZHAOXIANG
Format: Patent
Sprache:chi ; eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator WANG XIN
LIANG JIE
WANG SHIJING
LIU YIWEI
TU LEYI
WANG ZHAOXIANG
description The invention relates to a manufacturing method of a semiconductor structure and the semiconductor structure, and relates to the field of integrated circuits, and the method comprises the steps: providing a substrate, forming a fin part on the substrate, forming a gate structure on the substrate, and enabling the gate structure to extend on the substrate and cover a part of the top surface and a part of the side wall of the fin part; forming a mask layer on the substrate and the gate structure, wherein the mask layer exposes part of the top surfaces of the fin parts on the two sides of the gate structure; etching the fin part according to the mask layer, and forming a first hole and a second hole in the fin part at the two sides of the gate structure; under a first process condition, first gas is adopted to treat the mask layer, the mask layer is removed through ashing, and the temperature of the first process condition is higher than 100 DEG C; and epitaxially growing germanium-silicon in the first hole and
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_CN118380324A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>CN118380324A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_CN118380324A3</originalsourceid><addsrcrecordid>eNrjZPD2TcwrTUtMLiktysxLV8hNLcnIT1HIT1MoTs3NTM7PSylNLskvUiguKSoFqUlVSMxLwSXHw8CalphTnMoLpbkZFN1cQ5w9dFML8uNTiwsSk1PzUkvinf0MDS2MLQyMjUwcjYlRAwABFTbL</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Manufacturing method of semiconductor structure and semiconductor structure</title><source>esp@cenet</source><creator>WANG XIN ; LIANG JIE ; WANG SHIJING ; LIU YIWEI ; TU LEYI ; WANG ZHAOXIANG</creator><creatorcontrib>WANG XIN ; LIANG JIE ; WANG SHIJING ; LIU YIWEI ; TU LEYI ; WANG ZHAOXIANG</creatorcontrib><description>The invention relates to a manufacturing method of a semiconductor structure and the semiconductor structure, and relates to the field of integrated circuits, and the method comprises the steps: providing a substrate, forming a fin part on the substrate, forming a gate structure on the substrate, and enabling the gate structure to extend on the substrate and cover a part of the top surface and a part of the side wall of the fin part; forming a mask layer on the substrate and the gate structure, wherein the mask layer exposes part of the top surfaces of the fin parts on the two sides of the gate structure; etching the fin part according to the mask layer, and forming a first hole and a second hole in the fin part at the two sides of the gate structure; under a first process condition, first gas is adopted to treat the mask layer, the mask layer is removed through ashing, and the temperature of the first process condition is higher than 100 DEG C; and epitaxially growing germanium-silicon in the first hole and</description><language>chi ; eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2024</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20240723&amp;DB=EPODOC&amp;CC=CN&amp;NR=118380324A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,777,882,25545,76296</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20240723&amp;DB=EPODOC&amp;CC=CN&amp;NR=118380324A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>WANG XIN</creatorcontrib><creatorcontrib>LIANG JIE</creatorcontrib><creatorcontrib>WANG SHIJING</creatorcontrib><creatorcontrib>LIU YIWEI</creatorcontrib><creatorcontrib>TU LEYI</creatorcontrib><creatorcontrib>WANG ZHAOXIANG</creatorcontrib><title>Manufacturing method of semiconductor structure and semiconductor structure</title><description>The invention relates to a manufacturing method of a semiconductor structure and the semiconductor structure, and relates to the field of integrated circuits, and the method comprises the steps: providing a substrate, forming a fin part on the substrate, forming a gate structure on the substrate, and enabling the gate structure to extend on the substrate and cover a part of the top surface and a part of the side wall of the fin part; forming a mask layer on the substrate and the gate structure, wherein the mask layer exposes part of the top surfaces of the fin parts on the two sides of the gate structure; etching the fin part according to the mask layer, and forming a first hole and a second hole in the fin part at the two sides of the gate structure; under a first process condition, first gas is adopted to treat the mask layer, the mask layer is removed through ashing, and the temperature of the first process condition is higher than 100 DEG C; and epitaxially growing germanium-silicon in the first hole and</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2024</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZPD2TcwrTUtMLiktysxLV8hNLcnIT1HIT1MoTs3NTM7PSylNLskvUiguKSoFqUlVSMxLwSXHw8CalphTnMoLpbkZFN1cQ5w9dFML8uNTiwsSk1PzUkvinf0MDS2MLQyMjUwcjYlRAwABFTbL</recordid><startdate>20240723</startdate><enddate>20240723</enddate><creator>WANG XIN</creator><creator>LIANG JIE</creator><creator>WANG SHIJING</creator><creator>LIU YIWEI</creator><creator>TU LEYI</creator><creator>WANG ZHAOXIANG</creator><scope>EVB</scope></search><sort><creationdate>20240723</creationdate><title>Manufacturing method of semiconductor structure and semiconductor structure</title><author>WANG XIN ; LIANG JIE ; WANG SHIJING ; LIU YIWEI ; TU LEYI ; WANG ZHAOXIANG</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_CN118380324A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>chi ; eng</language><creationdate>2024</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>WANG XIN</creatorcontrib><creatorcontrib>LIANG JIE</creatorcontrib><creatorcontrib>WANG SHIJING</creatorcontrib><creatorcontrib>LIU YIWEI</creatorcontrib><creatorcontrib>TU LEYI</creatorcontrib><creatorcontrib>WANG ZHAOXIANG</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>WANG XIN</au><au>LIANG JIE</au><au>WANG SHIJING</au><au>LIU YIWEI</au><au>TU LEYI</au><au>WANG ZHAOXIANG</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Manufacturing method of semiconductor structure and semiconductor structure</title><date>2024-07-23</date><risdate>2024</risdate><abstract>The invention relates to a manufacturing method of a semiconductor structure and the semiconductor structure, and relates to the field of integrated circuits, and the method comprises the steps: providing a substrate, forming a fin part on the substrate, forming a gate structure on the substrate, and enabling the gate structure to extend on the substrate and cover a part of the top surface and a part of the side wall of the fin part; forming a mask layer on the substrate and the gate structure, wherein the mask layer exposes part of the top surfaces of the fin parts on the two sides of the gate structure; etching the fin part according to the mask layer, and forming a first hole and a second hole in the fin part at the two sides of the gate structure; under a first process condition, first gas is adopted to treat the mask layer, the mask layer is removed through ashing, and the temperature of the first process condition is higher than 100 DEG C; and epitaxially growing germanium-silicon in the first hole and</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language chi ; eng
recordid cdi_epo_espacenet_CN118380324A
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
title Manufacturing method of semiconductor structure and semiconductor structure
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-18T06%3A39%3A06IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=WANG%20XIN&rft.date=2024-07-23&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3ECN118380324A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true