Heterogeneous multilayer structure

Systems, methods, and devices disclosed herein relate to multilayer structures arranged in a vertical orientation. In some embodiments, a computing component may include a first cooling system, a first electronics layer, a second cooling system, and a second electronics layer. The first cooling syst...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: DENG SHAOWEI, NAPOVATI, ANGELO, MCGEE, WILLIAM, A, ZHAO JIN, SUN YANG, ZHANG WENDE, BUTLER SEAN, PANG MENGZHI, SUN SHISHUANG, VENKATARAMANA GANESH
Format: Patent
Sprache:chi ; eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator DENG SHAOWEI
NAPOVATI, ANGELO
MCGEE, WILLIAM, A
ZHAO JIN
SUN YANG
ZHANG WENDE
BUTLER SEAN
PANG MENGZHI
SUN SHISHUANG
VENKATARAMANA GANESH
description Systems, methods, and devices disclosed herein relate to multilayer structures arranged in a vertical orientation. In some embodiments, a computing component may include a first cooling system, a first electronics layer, a second cooling system, and a second electronics layer. The first cooling system may be disposed on top of the first electronics layer and may be in thermal communication with the first electronics layer. The first electronic device layer array includes an array of integrated circuit dies in electronic communication with each other in a plane orthogonal to the power transfer. The first electronics layer may be disposed on top of and may be in thermal communication with the second cooling system, and the second cooling system may be disposed on top of and may be in thermal communication with the second electronics layer. The second electronics layer includes an array of power transfer modules. In some embodiments, at least one layer may be packaged using a system-on-chip. 本文公开的系统、方法和装置涉及以竖直取向
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_CN117999528A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>CN117999528A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_CN117999528A3</originalsourceid><addsrcrecordid>eNrjZFDySC1JLcpPT81LzS8tVsgtzSnJzEmsTC1SKC4pKk0uKS1K5WFgTUvMKU7lhdLcDIpuriHOHrqpBfnxqcUFiclAzSXxzn6GhuaWlpamRhaOxsSoAQANGicF</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Heterogeneous multilayer structure</title><source>esp@cenet</source><creator>DENG SHAOWEI ; NAPOVATI, ANGELO ; MCGEE, WILLIAM, A ; ZHAO JIN ; SUN YANG ; ZHANG WENDE ; BUTLER SEAN ; PANG MENGZHI ; SUN SHISHUANG ; VENKATARAMANA GANESH</creator><creatorcontrib>DENG SHAOWEI ; NAPOVATI, ANGELO ; MCGEE, WILLIAM, A ; ZHAO JIN ; SUN YANG ; ZHANG WENDE ; BUTLER SEAN ; PANG MENGZHI ; SUN SHISHUANG ; VENKATARAMANA GANESH</creatorcontrib><description>Systems, methods, and devices disclosed herein relate to multilayer structures arranged in a vertical orientation. In some embodiments, a computing component may include a first cooling system, a first electronics layer, a second cooling system, and a second electronics layer. The first cooling system may be disposed on top of the first electronics layer and may be in thermal communication with the first electronics layer. The first electronic device layer array includes an array of integrated circuit dies in electronic communication with each other in a plane orthogonal to the power transfer. The first electronics layer may be disposed on top of and may be in thermal communication with the second cooling system, and the second cooling system may be disposed on top of and may be in thermal communication with the second electronics layer. The second electronics layer includes an array of power transfer modules. In some embodiments, at least one layer may be packaged using a system-on-chip. 本文公开的系统、方法和装置涉及以竖直取向</description><language>chi ; eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>2024</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20240507&amp;DB=EPODOC&amp;CC=CN&amp;NR=117999528A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,777,882,25545,76296</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20240507&amp;DB=EPODOC&amp;CC=CN&amp;NR=117999528A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>DENG SHAOWEI</creatorcontrib><creatorcontrib>NAPOVATI, ANGELO</creatorcontrib><creatorcontrib>MCGEE, WILLIAM, A</creatorcontrib><creatorcontrib>ZHAO JIN</creatorcontrib><creatorcontrib>SUN YANG</creatorcontrib><creatorcontrib>ZHANG WENDE</creatorcontrib><creatorcontrib>BUTLER SEAN</creatorcontrib><creatorcontrib>PANG MENGZHI</creatorcontrib><creatorcontrib>SUN SHISHUANG</creatorcontrib><creatorcontrib>VENKATARAMANA GANESH</creatorcontrib><title>Heterogeneous multilayer structure</title><description>Systems, methods, and devices disclosed herein relate to multilayer structures arranged in a vertical orientation. In some embodiments, a computing component may include a first cooling system, a first electronics layer, a second cooling system, and a second electronics layer. The first cooling system may be disposed on top of the first electronics layer and may be in thermal communication with the first electronics layer. The first electronic device layer array includes an array of integrated circuit dies in electronic communication with each other in a plane orthogonal to the power transfer. The first electronics layer may be disposed on top of and may be in thermal communication with the second cooling system, and the second cooling system may be disposed on top of and may be in thermal communication with the second electronics layer. The second electronics layer includes an array of power transfer modules. In some embodiments, at least one layer may be packaged using a system-on-chip. 本文公开的系统、方法和装置涉及以竖直取向</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2024</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZFDySC1JLcpPT81LzS8tVsgtzSnJzEmsTC1SKC4pKk0uKS1K5WFgTUvMKU7lhdLcDIpuriHOHrqpBfnxqcUFiclAzSXxzn6GhuaWlpamRhaOxsSoAQANGicF</recordid><startdate>20240507</startdate><enddate>20240507</enddate><creator>DENG SHAOWEI</creator><creator>NAPOVATI, ANGELO</creator><creator>MCGEE, WILLIAM, A</creator><creator>ZHAO JIN</creator><creator>SUN YANG</creator><creator>ZHANG WENDE</creator><creator>BUTLER SEAN</creator><creator>PANG MENGZHI</creator><creator>SUN SHISHUANG</creator><creator>VENKATARAMANA GANESH</creator><scope>EVB</scope></search><sort><creationdate>20240507</creationdate><title>Heterogeneous multilayer structure</title><author>DENG SHAOWEI ; NAPOVATI, ANGELO ; MCGEE, WILLIAM, A ; ZHAO JIN ; SUN YANG ; ZHANG WENDE ; BUTLER SEAN ; PANG MENGZHI ; SUN SHISHUANG ; VENKATARAMANA GANESH</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_CN117999528A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>chi ; eng</language><creationdate>2024</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>DENG SHAOWEI</creatorcontrib><creatorcontrib>NAPOVATI, ANGELO</creatorcontrib><creatorcontrib>MCGEE, WILLIAM, A</creatorcontrib><creatorcontrib>ZHAO JIN</creatorcontrib><creatorcontrib>SUN YANG</creatorcontrib><creatorcontrib>ZHANG WENDE</creatorcontrib><creatorcontrib>BUTLER SEAN</creatorcontrib><creatorcontrib>PANG MENGZHI</creatorcontrib><creatorcontrib>SUN SHISHUANG</creatorcontrib><creatorcontrib>VENKATARAMANA GANESH</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>DENG SHAOWEI</au><au>NAPOVATI, ANGELO</au><au>MCGEE, WILLIAM, A</au><au>ZHAO JIN</au><au>SUN YANG</au><au>ZHANG WENDE</au><au>BUTLER SEAN</au><au>PANG MENGZHI</au><au>SUN SHISHUANG</au><au>VENKATARAMANA GANESH</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Heterogeneous multilayer structure</title><date>2024-05-07</date><risdate>2024</risdate><abstract>Systems, methods, and devices disclosed herein relate to multilayer structures arranged in a vertical orientation. In some embodiments, a computing component may include a first cooling system, a first electronics layer, a second cooling system, and a second electronics layer. The first cooling system may be disposed on top of the first electronics layer and may be in thermal communication with the first electronics layer. The first electronic device layer array includes an array of integrated circuit dies in electronic communication with each other in a plane orthogonal to the power transfer. The first electronics layer may be disposed on top of and may be in thermal communication with the second cooling system, and the second cooling system may be disposed on top of and may be in thermal communication with the second electronics layer. The second electronics layer includes an array of power transfer modules. In some embodiments, at least one layer may be packaged using a system-on-chip. 本文公开的系统、方法和装置涉及以竖直取向</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language chi ; eng
recordid cdi_epo_espacenet_CN117999528A
source esp@cenet
subjects CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
title Heterogeneous multilayer structure
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-20T07%3A09%3A30IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=DENG%20SHAOWEI&rft.date=2024-05-07&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3ECN117999528A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true