Three-dimensional NAND memory device and manufacturing method

A method of forming a three-dimensional (3D) NAND memory device includes forming a gate line slot through alternating layers of oxide layers and conductive material layers, where the conductive material layers are also formed on sidewalls and a bottom of the gate line slot; performing a first etchin...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: XUE LEI, HUO ZONGLIANG, YAN LONGXIANG, XU WEI
Format: Patent
Sprache:chi ; eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator XUE LEI
HUO ZONGLIANG
YAN LONGXIANG
XU WEI
description A method of forming a three-dimensional (3D) NAND memory device includes forming a gate line slot through alternating layers of oxide layers and conductive material layers, where the conductive material layers are also formed on sidewalls and a bottom of the gate line slot; performing a first etching process to remove portions of the conductive material layer from sidewalls and bottoms of the gate line slots and from between adjacent oxide layers, thereby exposing portions of the oxide layers in the gate line slots; removing an exposed part of the oxide layer on the side wall of the gate line gap; and executing a second etching process to remove residues of the conductive material layer in the gate line gap. 一种形成三维(3D)NAND存储器器件的方法,包括:形成穿过氧化物层和导电材料层的交替层的栅极线缝隙,其中,导电材料层还形成在栅极线缝隙的侧壁和底部上;执行第一蚀刻工艺,以从栅极线缝隙的侧壁和底部并且从相邻氧化物层之间去除导电材料层的部分,由此暴露氧化物层的在栅极线缝隙中的部分;去除氧化物层的在栅极线缝隙的侧壁上的暴露部分;以及执行第二蚀刻工艺,以去除栅极线缝隙中的导电材料层的残留物。
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_CN117939892A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>CN117939892A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_CN117939892A3</originalsourceid><addsrcrecordid>eNrjZLANyShKTdVNycxNzSvOzM9LzFHwc_RzUchNzc0vqlRISS3LTE5VSMxLUchNzCtNS0wuKS3KzEsHypdk5KfwMLCmJeYUp_JCaW4GRTfXEGcP3dSC_PjU4oLE5NS81JJ4Zz9DQ3NLY0sLSyNHY2LUAAD-aTAQ</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Three-dimensional NAND memory device and manufacturing method</title><source>esp@cenet</source><creator>XUE LEI ; HUO ZONGLIANG ; YAN LONGXIANG ; XU WEI</creator><creatorcontrib>XUE LEI ; HUO ZONGLIANG ; YAN LONGXIANG ; XU WEI</creatorcontrib><description>A method of forming a three-dimensional (3D) NAND memory device includes forming a gate line slot through alternating layers of oxide layers and conductive material layers, where the conductive material layers are also formed on sidewalls and a bottom of the gate line slot; performing a first etching process to remove portions of the conductive material layer from sidewalls and bottoms of the gate line slots and from between adjacent oxide layers, thereby exposing portions of the oxide layers in the gate line slots; removing an exposed part of the oxide layer on the side wall of the gate line gap; and executing a second etching process to remove residues of the conductive material layer in the gate line gap. 一种形成三维(3D)NAND存储器器件的方法,包括:形成穿过氧化物层和导电材料层的交替层的栅极线缝隙,其中,导电材料层还形成在栅极线缝隙的侧壁和底部上;执行第一蚀刻工艺,以从栅极线缝隙的侧壁和底部并且从相邻氧化物层之间去除导电材料层的部分,由此暴露氧化物层的在栅极线缝隙中的部分;去除氧化物层的在栅极线缝隙的侧壁上的暴露部分;以及执行第二蚀刻工艺,以去除栅极线缝隙中的导电材料层的残留物。</description><language>chi ; eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2024</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20240426&amp;DB=EPODOC&amp;CC=CN&amp;NR=117939892A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76289</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20240426&amp;DB=EPODOC&amp;CC=CN&amp;NR=117939892A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>XUE LEI</creatorcontrib><creatorcontrib>HUO ZONGLIANG</creatorcontrib><creatorcontrib>YAN LONGXIANG</creatorcontrib><creatorcontrib>XU WEI</creatorcontrib><title>Three-dimensional NAND memory device and manufacturing method</title><description>A method of forming a three-dimensional (3D) NAND memory device includes forming a gate line slot through alternating layers of oxide layers and conductive material layers, where the conductive material layers are also formed on sidewalls and a bottom of the gate line slot; performing a first etching process to remove portions of the conductive material layer from sidewalls and bottoms of the gate line slots and from between adjacent oxide layers, thereby exposing portions of the oxide layers in the gate line slots; removing an exposed part of the oxide layer on the side wall of the gate line gap; and executing a second etching process to remove residues of the conductive material layer in the gate line gap. 一种形成三维(3D)NAND存储器器件的方法,包括:形成穿过氧化物层和导电材料层的交替层的栅极线缝隙,其中,导电材料层还形成在栅极线缝隙的侧壁和底部上;执行第一蚀刻工艺,以从栅极线缝隙的侧壁和底部并且从相邻氧化物层之间去除导电材料层的部分,由此暴露氧化物层的在栅极线缝隙中的部分;去除氧化物层的在栅极线缝隙的侧壁上的暴露部分;以及执行第二蚀刻工艺,以去除栅极线缝隙中的导电材料层的残留物。</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2024</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZLANyShKTdVNycxNzSvOzM9LzFHwc_RzUchNzc0vqlRISS3LTE5VSMxLUchNzCtNS0wuKS3KzEsHypdk5KfwMLCmJeYUp_JCaW4GRTfXEGcP3dSC_PjU4oLE5NS81JJ4Zz9DQ3NLY0sLSyNHY2LUAAD-aTAQ</recordid><startdate>20240426</startdate><enddate>20240426</enddate><creator>XUE LEI</creator><creator>HUO ZONGLIANG</creator><creator>YAN LONGXIANG</creator><creator>XU WEI</creator><scope>EVB</scope></search><sort><creationdate>20240426</creationdate><title>Three-dimensional NAND memory device and manufacturing method</title><author>XUE LEI ; HUO ZONGLIANG ; YAN LONGXIANG ; XU WEI</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_CN117939892A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>chi ; eng</language><creationdate>2024</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>XUE LEI</creatorcontrib><creatorcontrib>HUO ZONGLIANG</creatorcontrib><creatorcontrib>YAN LONGXIANG</creatorcontrib><creatorcontrib>XU WEI</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>XUE LEI</au><au>HUO ZONGLIANG</au><au>YAN LONGXIANG</au><au>XU WEI</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Three-dimensional NAND memory device and manufacturing method</title><date>2024-04-26</date><risdate>2024</risdate><abstract>A method of forming a three-dimensional (3D) NAND memory device includes forming a gate line slot through alternating layers of oxide layers and conductive material layers, where the conductive material layers are also formed on sidewalls and a bottom of the gate line slot; performing a first etching process to remove portions of the conductive material layer from sidewalls and bottoms of the gate line slots and from between adjacent oxide layers, thereby exposing portions of the oxide layers in the gate line slots; removing an exposed part of the oxide layer on the side wall of the gate line gap; and executing a second etching process to remove residues of the conductive material layer in the gate line gap. 一种形成三维(3D)NAND存储器器件的方法,包括:形成穿过氧化物层和导电材料层的交替层的栅极线缝隙,其中,导电材料层还形成在栅极线缝隙的侧壁和底部上;执行第一蚀刻工艺,以从栅极线缝隙的侧壁和底部并且从相邻氧化物层之间去除导电材料层的部分,由此暴露氧化物层的在栅极线缝隙中的部分;去除氧化物层的在栅极线缝隙的侧壁上的暴露部分;以及执行第二蚀刻工艺,以去除栅极线缝隙中的导电材料层的残留物。</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language chi ; eng
recordid cdi_epo_espacenet_CN117939892A
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
title Three-dimensional NAND memory device and manufacturing method
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-09T23%3A10%3A39IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=XUE%20LEI&rft.date=2024-04-26&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3ECN117939892A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true