Semiconductor manufacturing method and semiconductor structure
The invention relates to a semiconductor manufacturing method and a semiconductor structure, and the method comprises the following steps: providing a semiconductor substrate; forming a mask layer on the semiconductor substrate; patterning the mask layer to form a substrate exposed region on the sem...
Gespeichert in:
Hauptverfasser: | , , , , |
---|---|
Format: | Patent |
Sprache: | chi ; eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | |
---|---|
container_issue | |
container_start_page | |
container_title | |
container_volume | |
creator | GOU XUEXIN CAO XUEWEN LI HENG YAN TIANCAI YANG LIEYONG |
description | The invention relates to a semiconductor manufacturing method and a semiconductor structure, and the method comprises the following steps: providing a semiconductor substrate; forming a mask layer on the semiconductor substrate; patterning the mask layer to form a substrate exposed region on the semiconductor substrate, wherein the patterned mask layer forms a mask side wall at the boundary of the substrate exposed region; forming a protective layer, wherein the protective layer at least fills the exposed region of the substrate; patterning the protective layer at a position corresponding to the exposed area of the substrate and forming a protective side wall covering the side wall of the mask on the side surface; patterning the semiconductor substrate to form a groove extending from the substrate exposed area to the interior of the semiconductor substrate; the trench is filled by epitaxial growth. According to the semiconductor manufacturing method, filling of the high-aspect-ratio groove can be achieved, an |
format | Patent |
fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_CN117766459A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>CN117766459A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_CN117766459A3</originalsourceid><addsrcrecordid>eNrjZLALTs3NTM7PSylNLskvUshNzCtNS0wuKS3KzEtXyE0tychPUUjMS1EoRlFWXFJUClKUysPAmpaYU5zKC6W5GRTdXEOcPXRTC_LjU4sLEpNT81JL4p39DA3Nzc3MTEwtHY2JUQMA5rMx2A</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Semiconductor manufacturing method and semiconductor structure</title><source>esp@cenet</source><creator>GOU XUEXIN ; CAO XUEWEN ; LI HENG ; YAN TIANCAI ; YANG LIEYONG</creator><creatorcontrib>GOU XUEXIN ; CAO XUEWEN ; LI HENG ; YAN TIANCAI ; YANG LIEYONG</creatorcontrib><description>The invention relates to a semiconductor manufacturing method and a semiconductor structure, and the method comprises the following steps: providing a semiconductor substrate; forming a mask layer on the semiconductor substrate; patterning the mask layer to form a substrate exposed region on the semiconductor substrate, wherein the patterned mask layer forms a mask side wall at the boundary of the substrate exposed region; forming a protective layer, wherein the protective layer at least fills the exposed region of the substrate; patterning the protective layer at a position corresponding to the exposed area of the substrate and forming a protective side wall covering the side wall of the mask on the side surface; patterning the semiconductor substrate to form a groove extending from the substrate exposed area to the interior of the semiconductor substrate; the trench is filled by epitaxial growth. According to the semiconductor manufacturing method, filling of the high-aspect-ratio groove can be achieved, an</description><language>chi ; eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2024</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20240326&DB=EPODOC&CC=CN&NR=117766459A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20240326&DB=EPODOC&CC=CN&NR=117766459A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>GOU XUEXIN</creatorcontrib><creatorcontrib>CAO XUEWEN</creatorcontrib><creatorcontrib>LI HENG</creatorcontrib><creatorcontrib>YAN TIANCAI</creatorcontrib><creatorcontrib>YANG LIEYONG</creatorcontrib><title>Semiconductor manufacturing method and semiconductor structure</title><description>The invention relates to a semiconductor manufacturing method and a semiconductor structure, and the method comprises the following steps: providing a semiconductor substrate; forming a mask layer on the semiconductor substrate; patterning the mask layer to form a substrate exposed region on the semiconductor substrate, wherein the patterned mask layer forms a mask side wall at the boundary of the substrate exposed region; forming a protective layer, wherein the protective layer at least fills the exposed region of the substrate; patterning the protective layer at a position corresponding to the exposed area of the substrate and forming a protective side wall covering the side wall of the mask on the side surface; patterning the semiconductor substrate to form a groove extending from the substrate exposed area to the interior of the semiconductor substrate; the trench is filled by epitaxial growth. According to the semiconductor manufacturing method, filling of the high-aspect-ratio groove can be achieved, an</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2024</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZLALTs3NTM7PSylNLskvUshNzCtNS0wuKS3KzEtXyE0tychPUUjMS1EoRlFWXFJUClKUysPAmpaYU5zKC6W5GRTdXEOcPXRTC_LjU4sLEpNT81JL4p39DA3Nzc3MTEwtHY2JUQMA5rMx2A</recordid><startdate>20240326</startdate><enddate>20240326</enddate><creator>GOU XUEXIN</creator><creator>CAO XUEWEN</creator><creator>LI HENG</creator><creator>YAN TIANCAI</creator><creator>YANG LIEYONG</creator><scope>EVB</scope></search><sort><creationdate>20240326</creationdate><title>Semiconductor manufacturing method and semiconductor structure</title><author>GOU XUEXIN ; CAO XUEWEN ; LI HENG ; YAN TIANCAI ; YANG LIEYONG</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_CN117766459A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>chi ; eng</language><creationdate>2024</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>GOU XUEXIN</creatorcontrib><creatorcontrib>CAO XUEWEN</creatorcontrib><creatorcontrib>LI HENG</creatorcontrib><creatorcontrib>YAN TIANCAI</creatorcontrib><creatorcontrib>YANG LIEYONG</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>GOU XUEXIN</au><au>CAO XUEWEN</au><au>LI HENG</au><au>YAN TIANCAI</au><au>YANG LIEYONG</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Semiconductor manufacturing method and semiconductor structure</title><date>2024-03-26</date><risdate>2024</risdate><abstract>The invention relates to a semiconductor manufacturing method and a semiconductor structure, and the method comprises the following steps: providing a semiconductor substrate; forming a mask layer on the semiconductor substrate; patterning the mask layer to form a substrate exposed region on the semiconductor substrate, wherein the patterned mask layer forms a mask side wall at the boundary of the substrate exposed region; forming a protective layer, wherein the protective layer at least fills the exposed region of the substrate; patterning the protective layer at a position corresponding to the exposed area of the substrate and forming a protective side wall covering the side wall of the mask on the side surface; patterning the semiconductor substrate to form a groove extending from the substrate exposed area to the interior of the semiconductor substrate; the trench is filled by epitaxial growth. According to the semiconductor manufacturing method, filling of the high-aspect-ratio groove can be achieved, an</abstract><oa>free_for_read</oa></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | |
ispartof | |
issn | |
language | chi ; eng |
recordid | cdi_epo_espacenet_CN117766459A |
source | esp@cenet |
subjects | BASIC ELECTRIC ELEMENTS ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ELECTRICITY SEMICONDUCTOR DEVICES |
title | Semiconductor manufacturing method and semiconductor structure |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-26T22%3A22%3A29IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=GOU%20XUEXIN&rft.date=2024-03-26&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3ECN117766459A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |