Integrated memory array and peripheral metal silicide

Various applications can include an apparatus having a memory device with metal digital lines coupled to various digital line contacts of a memory array in an integration process of the metal lines with metal contacts of transistors in a periphery of a memory array region, wherein the metal silicide...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: SRIVASTAVA SUDHIR, BENSON RUSSELL A, SINGANAMALLA RAGHUNATH
Format: Patent
Sprache:chi ; eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator SRIVASTAVA SUDHIR
BENSON RUSSELL A
SINGANAMALLA RAGHUNATH
description Various applications can include an apparatus having a memory device with metal digital lines coupled to various digital line contacts of a memory array in an integration process of the metal lines with metal contacts of transistors in a periphery of a memory array region, wherein the metal silicide is formed on the grid electrode of the transistor. The metal silicide of each transistor can be coupled to the metal contact of the transistor. In the integration process, the material of the metal digital lines can be used as metal contacts to transistors in the periphery of the memory array region. In the integration process flow, the metal silicide can be formed by converting polysilicon formed on the memory array region and the periphery of the memory array region. 各种应用能包含设备,所述设备具有存储器装置,所述存储器装置具有金属数字线,其在金属线与存储器阵列区的外围中的晶体管的金属触点的集成工艺流程中耦合到存储器阵列的各种数字线触点,其中金属硅化物形成于晶体管的栅极上。每一晶体管的金属硅化物能耦合到所述晶体管的所述金属触点。在所述集成工艺流程中,所述金属数字线的材料能用作到存储器阵列区的外围中的晶体管的金属触点。在所述集成工艺流程中,能通过转换形成在所述存储器阵列区及所述存储器阵列区的所述外围上的多晶硅来形成所述金属硅化物。
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_CN117641905A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>CN117641905A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_CN117641905A3</originalsourceid><addsrcrecordid>eNrjZDD1zCtJTS9KLElNUchNzc0vqlRILCpKBJJ5KQoFqUWZBRmpRYk5QLkSIFmcmZOZnJmSysPAmpaYU5zKC6W5GRTdXEOcPXRTC_LjU4sLEpNT81JL4p39DA3NzUwMLQ1MHY2JUQMAfEEtVw</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Integrated memory array and peripheral metal silicide</title><source>esp@cenet</source><creator>SRIVASTAVA SUDHIR ; BENSON RUSSELL A ; SINGANAMALLA RAGHUNATH</creator><creatorcontrib>SRIVASTAVA SUDHIR ; BENSON RUSSELL A ; SINGANAMALLA RAGHUNATH</creatorcontrib><description>Various applications can include an apparatus having a memory device with metal digital lines coupled to various digital line contacts of a memory array in an integration process of the metal lines with metal contacts of transistors in a periphery of a memory array region, wherein the metal silicide is formed on the grid electrode of the transistor. The metal silicide of each transistor can be coupled to the metal contact of the transistor. In the integration process, the material of the metal digital lines can be used as metal contacts to transistors in the periphery of the memory array region. In the integration process flow, the metal silicide can be formed by converting polysilicon formed on the memory array region and the periphery of the memory array region. 各种应用能包含设备,所述设备具有存储器装置,所述存储器装置具有金属数字线,其在金属线与存储器阵列区的外围中的晶体管的金属触点的集成工艺流程中耦合到存储器阵列的各种数字线触点,其中金属硅化物形成于晶体管的栅极上。每一晶体管的金属硅化物能耦合到所述晶体管的所述金属触点。在所述集成工艺流程中,所述金属数字线的材料能用作到存储器阵列区的外围中的晶体管的金属触点。在所述集成工艺流程中,能通过转换形成在所述存储器阵列区及所述存储器阵列区的所述外围上的多晶硅来形成所述金属硅化物。</description><language>chi ; eng</language><subject>ELECTRICITY</subject><creationdate>2024</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20240301&amp;DB=EPODOC&amp;CC=CN&amp;NR=117641905A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,777,882,25545,76296</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20240301&amp;DB=EPODOC&amp;CC=CN&amp;NR=117641905A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>SRIVASTAVA SUDHIR</creatorcontrib><creatorcontrib>BENSON RUSSELL A</creatorcontrib><creatorcontrib>SINGANAMALLA RAGHUNATH</creatorcontrib><title>Integrated memory array and peripheral metal silicide</title><description>Various applications can include an apparatus having a memory device with metal digital lines coupled to various digital line contacts of a memory array in an integration process of the metal lines with metal contacts of transistors in a periphery of a memory array region, wherein the metal silicide is formed on the grid electrode of the transistor. The metal silicide of each transistor can be coupled to the metal contact of the transistor. In the integration process, the material of the metal digital lines can be used as metal contacts to transistors in the periphery of the memory array region. In the integration process flow, the metal silicide can be formed by converting polysilicon formed on the memory array region and the periphery of the memory array region. 各种应用能包含设备,所述设备具有存储器装置,所述存储器装置具有金属数字线,其在金属线与存储器阵列区的外围中的晶体管的金属触点的集成工艺流程中耦合到存储器阵列的各种数字线触点,其中金属硅化物形成于晶体管的栅极上。每一晶体管的金属硅化物能耦合到所述晶体管的所述金属触点。在所述集成工艺流程中,所述金属数字线的材料能用作到存储器阵列区的外围中的晶体管的金属触点。在所述集成工艺流程中,能通过转换形成在所述存储器阵列区及所述存储器阵列区的所述外围上的多晶硅来形成所述金属硅化物。</description><subject>ELECTRICITY</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2024</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZDD1zCtJTS9KLElNUchNzc0vqlRILCpKBJJ5KQoFqUWZBRmpRYk5QLkSIFmcmZOZnJmSysPAmpaYU5zKC6W5GRTdXEOcPXRTC_LjU4sLEpNT81JL4p39DA3NzUwMLQ1MHY2JUQMAfEEtVw</recordid><startdate>20240301</startdate><enddate>20240301</enddate><creator>SRIVASTAVA SUDHIR</creator><creator>BENSON RUSSELL A</creator><creator>SINGANAMALLA RAGHUNATH</creator><scope>EVB</scope></search><sort><creationdate>20240301</creationdate><title>Integrated memory array and peripheral metal silicide</title><author>SRIVASTAVA SUDHIR ; BENSON RUSSELL A ; SINGANAMALLA RAGHUNATH</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_CN117641905A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>chi ; eng</language><creationdate>2024</creationdate><topic>ELECTRICITY</topic><toplevel>online_resources</toplevel><creatorcontrib>SRIVASTAVA SUDHIR</creatorcontrib><creatorcontrib>BENSON RUSSELL A</creatorcontrib><creatorcontrib>SINGANAMALLA RAGHUNATH</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>SRIVASTAVA SUDHIR</au><au>BENSON RUSSELL A</au><au>SINGANAMALLA RAGHUNATH</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Integrated memory array and peripheral metal silicide</title><date>2024-03-01</date><risdate>2024</risdate><abstract>Various applications can include an apparatus having a memory device with metal digital lines coupled to various digital line contacts of a memory array in an integration process of the metal lines with metal contacts of transistors in a periphery of a memory array region, wherein the metal silicide is formed on the grid electrode of the transistor. The metal silicide of each transistor can be coupled to the metal contact of the transistor. In the integration process, the material of the metal digital lines can be used as metal contacts to transistors in the periphery of the memory array region. In the integration process flow, the metal silicide can be formed by converting polysilicon formed on the memory array region and the periphery of the memory array region. 各种应用能包含设备,所述设备具有存储器装置,所述存储器装置具有金属数字线,其在金属线与存储器阵列区的外围中的晶体管的金属触点的集成工艺流程中耦合到存储器阵列的各种数字线触点,其中金属硅化物形成于晶体管的栅极上。每一晶体管的金属硅化物能耦合到所述晶体管的所述金属触点。在所述集成工艺流程中,所述金属数字线的材料能用作到存储器阵列区的外围中的晶体管的金属触点。在所述集成工艺流程中,能通过转换形成在所述存储器阵列区及所述存储器阵列区的所述外围上的多晶硅来形成所述金属硅化物。</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language chi ; eng
recordid cdi_epo_espacenet_CN117641905A
source esp@cenet
subjects ELECTRICITY
title Integrated memory array and peripheral metal silicide
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-19T18%3A01%3A47IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=SRIVASTAVA%20SUDHIR&rft.date=2024-03-01&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3ECN117641905A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true