Hybrid CMOS device and manufacturing method thereof

The invention relates to the technical field of semiconductor device manufacturing, in particular to a hybrid CMOS device and a manufacturing method thereof, and the manufacturing method comprises the following steps: (1) selecting a silicon wafer as a substrate, and carrying out chemical cleaning;...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: GUO TONGJIAN, YU YI, LI YANQING
Format: Patent
Sprache:chi ; eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator GUO TONGJIAN
YU YI
LI YANQING
description The invention relates to the technical field of semiconductor device manufacturing, in particular to a hybrid CMOS device and a manufacturing method thereof, and the manufacturing method comprises the following steps: (1) selecting a silicon wafer as a substrate, and carrying out chemical cleaning; (2) covering a layer of photoresist on the surface of the substrate by using a mask technology, injecting a dopant into the p-type region and the n-type region, and rapidly annealing to combine the doped material with the silicon wafer; (3) growing an insulating oxide layer on the whole silicon substrate; (4) forming a polycrystalline silicon gate electrode on the insulating oxide layer by utilizing a photoetching technology; (5) depositing a metal layer on the whole device; and (6) etching the redundant metal layer and insulating layer. According to the manufacturing method of the hybrid CMOS device provided by the invention, the size and power consumption of the device can be further reduced, a smaller chip area
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_CN117613005A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>CN117613005A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_CN117613005A3</originalsourceid><addsrcrecordid>eNrjZDD2qEwqykxRcPb1D1ZISS3LTE5VSMxLUchNzCtNS0wuKS3KzEtXyE0tychPUSjJSC1KzU_jYWBNS8wpTuWF0twMim6uIc4euqkF-fGpxQWJyal5qSXxzn6GhuZmhsYGBqaOxsSoAQC4Eivj</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Hybrid CMOS device and manufacturing method thereof</title><source>esp@cenet</source><creator>GUO TONGJIAN ; YU YI ; LI YANQING</creator><creatorcontrib>GUO TONGJIAN ; YU YI ; LI YANQING</creatorcontrib><description>The invention relates to the technical field of semiconductor device manufacturing, in particular to a hybrid CMOS device and a manufacturing method thereof, and the manufacturing method comprises the following steps: (1) selecting a silicon wafer as a substrate, and carrying out chemical cleaning; (2) covering a layer of photoresist on the surface of the substrate by using a mask technology, injecting a dopant into the p-type region and the n-type region, and rapidly annealing to combine the doped material with the silicon wafer; (3) growing an insulating oxide layer on the whole silicon substrate; (4) forming a polycrystalline silicon gate electrode on the insulating oxide layer by utilizing a photoetching technology; (5) depositing a metal layer on the whole device; and (6) etching the redundant metal layer and insulating layer. According to the manufacturing method of the hybrid CMOS device provided by the invention, the size and power consumption of the device can be further reduced, a smaller chip area</description><language>chi ; eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2024</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20240227&amp;DB=EPODOC&amp;CC=CN&amp;NR=117613005A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76289</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20240227&amp;DB=EPODOC&amp;CC=CN&amp;NR=117613005A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>GUO TONGJIAN</creatorcontrib><creatorcontrib>YU YI</creatorcontrib><creatorcontrib>LI YANQING</creatorcontrib><title>Hybrid CMOS device and manufacturing method thereof</title><description>The invention relates to the technical field of semiconductor device manufacturing, in particular to a hybrid CMOS device and a manufacturing method thereof, and the manufacturing method comprises the following steps: (1) selecting a silicon wafer as a substrate, and carrying out chemical cleaning; (2) covering a layer of photoresist on the surface of the substrate by using a mask technology, injecting a dopant into the p-type region and the n-type region, and rapidly annealing to combine the doped material with the silicon wafer; (3) growing an insulating oxide layer on the whole silicon substrate; (4) forming a polycrystalline silicon gate electrode on the insulating oxide layer by utilizing a photoetching technology; (5) depositing a metal layer on the whole device; and (6) etching the redundant metal layer and insulating layer. According to the manufacturing method of the hybrid CMOS device provided by the invention, the size and power consumption of the device can be further reduced, a smaller chip area</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2024</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZDD2qEwqykxRcPb1D1ZISS3LTE5VSMxLUchNzCtNS0wuKS3KzEtXyE0tychPUSjJSC1KzU_jYWBNS8wpTuWF0twMim6uIc4euqkF-fGpxQWJyal5qSXxzn6GhuZmhsYGBqaOxsSoAQC4Eivj</recordid><startdate>20240227</startdate><enddate>20240227</enddate><creator>GUO TONGJIAN</creator><creator>YU YI</creator><creator>LI YANQING</creator><scope>EVB</scope></search><sort><creationdate>20240227</creationdate><title>Hybrid CMOS device and manufacturing method thereof</title><author>GUO TONGJIAN ; YU YI ; LI YANQING</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_CN117613005A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>chi ; eng</language><creationdate>2024</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>GUO TONGJIAN</creatorcontrib><creatorcontrib>YU YI</creatorcontrib><creatorcontrib>LI YANQING</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>GUO TONGJIAN</au><au>YU YI</au><au>LI YANQING</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Hybrid CMOS device and manufacturing method thereof</title><date>2024-02-27</date><risdate>2024</risdate><abstract>The invention relates to the technical field of semiconductor device manufacturing, in particular to a hybrid CMOS device and a manufacturing method thereof, and the manufacturing method comprises the following steps: (1) selecting a silicon wafer as a substrate, and carrying out chemical cleaning; (2) covering a layer of photoresist on the surface of the substrate by using a mask technology, injecting a dopant into the p-type region and the n-type region, and rapidly annealing to combine the doped material with the silicon wafer; (3) growing an insulating oxide layer on the whole silicon substrate; (4) forming a polycrystalline silicon gate electrode on the insulating oxide layer by utilizing a photoetching technology; (5) depositing a metal layer on the whole device; and (6) etching the redundant metal layer and insulating layer. According to the manufacturing method of the hybrid CMOS device provided by the invention, the size and power consumption of the device can be further reduced, a smaller chip area</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language chi ; eng
recordid cdi_epo_espacenet_CN117613005A
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
title Hybrid CMOS device and manufacturing method thereof
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-06T23%3A06%3A08IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=GUO%20TONGJIAN&rft.date=2024-02-27&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3ECN117613005A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true