Ultra-low power multi-stage AC logic family
The invention relates to an ultra-low power multi-stage AC logic family. A set of AC logic circuits may be powered by AC signals to conserve power in the microchip. The logic circuit uses relative phases of different AC signals and load capacitance to perform digital logic operations in different ph...
Gespeichert in:
| Hauptverfasser: | , , , |
|---|---|
| Format: | Patent |
| Sprache: | chi ; eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | RAMZAN REINHARD ABBASI ZAHID ROHIER HENDRIK BERG, ANDERS |
| description | The invention relates to an ultra-low power multi-stage AC logic family. A set of AC logic circuits may be powered by AC signals to conserve power in the microchip. The logic circuit uses relative phases of different AC signals and load capacitance to perform digital logic operations in different phases of the AC signals. One stage is used for charging a load capacitor, and the other stage is used for discharging the capacitor; some of the phases may be only a holding phase that holds a value of the signal. The charging and discharging phases are enabled depending on the input signal of the digital function to be implemented and the corresponding expected output. The circuit may be used in a wireless power supply device having a small number of gates to save power loss associated with DC rectification. The present invention relates to a gate circuit that can be used to execute any type of combination gates, such as NAND, NOR, XOR, and can also be used to execute sequential circuits, such as D flip-flops.
本申请案 |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_CN117411196A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>CN117411196A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_CN117411196A3</originalsourceid><addsrcrecordid>eNrjZNAOzSkpStTNyS9XKMgvTy1SyC3NKcnULS5JTE9VcHRWyMlPz0xWSEvMzcyp5GFgTUvMKU7lhdLcDIpuriHOHrqpBfnxqcUFicmpeakl8c5-hobmJoaGhpZmjsbEqAEALuoo5A</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Ultra-low power multi-stage AC logic family</title><source>esp@cenet</source><creator>RAMZAN REINHARD ; ABBASI ZAHID ; ROHIER HENDRIK ; BERG, ANDERS</creator><creatorcontrib>RAMZAN REINHARD ; ABBASI ZAHID ; ROHIER HENDRIK ; BERG, ANDERS</creatorcontrib><description>The invention relates to an ultra-low power multi-stage AC logic family. A set of AC logic circuits may be powered by AC signals to conserve power in the microchip. The logic circuit uses relative phases of different AC signals and load capacitance to perform digital logic operations in different phases of the AC signals. One stage is used for charging a load capacitor, and the other stage is used for discharging the capacitor; some of the phases may be only a holding phase that holds a value of the signal. The charging and discharging phases are enabled depending on the input signal of the digital function to be implemented and the corresponding expected output. The circuit may be used in a wireless power supply device having a small number of gates to save power loss associated with DC rectification. The present invention relates to a gate circuit that can be used to execute any type of combination gates, such as NAND, NOR, XOR, and can also be used to execute sequential circuits, such as D flip-flops.
本申请案</description><language>chi ; eng</language><subject>BASIC ELECTRONIC CIRCUITRY ; CIRCUIT ARRANGEMENTS OR SYSTEMS FOR SUPPLYING OR DISTRIBUTINGELECTRIC POWER ; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER ; ELECTRICITY ; GENERATION ; PULSE TECHNIQUE ; SYSTEMS FOR STORING ELECTRIC ENERGY</subject><creationdate>2024</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20240116&DB=EPODOC&CC=CN&NR=117411196A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76289</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20240116&DB=EPODOC&CC=CN&NR=117411196A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>RAMZAN REINHARD</creatorcontrib><creatorcontrib>ABBASI ZAHID</creatorcontrib><creatorcontrib>ROHIER HENDRIK</creatorcontrib><creatorcontrib>BERG, ANDERS</creatorcontrib><title>Ultra-low power multi-stage AC logic family</title><description>The invention relates to an ultra-low power multi-stage AC logic family. A set of AC logic circuits may be powered by AC signals to conserve power in the microchip. The logic circuit uses relative phases of different AC signals and load capacitance to perform digital logic operations in different phases of the AC signals. One stage is used for charging a load capacitor, and the other stage is used for discharging the capacitor; some of the phases may be only a holding phase that holds a value of the signal. The charging and discharging phases are enabled depending on the input signal of the digital function to be implemented and the corresponding expected output. The circuit may be used in a wireless power supply device having a small number of gates to save power loss associated with DC rectification. The present invention relates to a gate circuit that can be used to execute any type of combination gates, such as NAND, NOR, XOR, and can also be used to execute sequential circuits, such as D flip-flops.
本申请案</description><subject>BASIC ELECTRONIC CIRCUITRY</subject><subject>CIRCUIT ARRANGEMENTS OR SYSTEMS FOR SUPPLYING OR DISTRIBUTINGELECTRIC POWER</subject><subject>CONVERSION OR DISTRIBUTION OF ELECTRIC POWER</subject><subject>ELECTRICITY</subject><subject>GENERATION</subject><subject>PULSE TECHNIQUE</subject><subject>SYSTEMS FOR STORING ELECTRIC ENERGY</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2024</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZNAOzSkpStTNyS9XKMgvTy1SyC3NKcnULS5JTE9VcHRWyMlPz0xWSEvMzcyp5GFgTUvMKU7lhdLcDIpuriHOHrqpBfnxqcUFicmpeakl8c5-hobmJoaGhpZmjsbEqAEALuoo5A</recordid><startdate>20240116</startdate><enddate>20240116</enddate><creator>RAMZAN REINHARD</creator><creator>ABBASI ZAHID</creator><creator>ROHIER HENDRIK</creator><creator>BERG, ANDERS</creator><scope>EVB</scope></search><sort><creationdate>20240116</creationdate><title>Ultra-low power multi-stage AC logic family</title><author>RAMZAN REINHARD ; ABBASI ZAHID ; ROHIER HENDRIK ; BERG, ANDERS</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_CN117411196A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>chi ; eng</language><creationdate>2024</creationdate><topic>BASIC ELECTRONIC CIRCUITRY</topic><topic>CIRCUIT ARRANGEMENTS OR SYSTEMS FOR SUPPLYING OR DISTRIBUTINGELECTRIC POWER</topic><topic>CONVERSION OR DISTRIBUTION OF ELECTRIC POWER</topic><topic>ELECTRICITY</topic><topic>GENERATION</topic><topic>PULSE TECHNIQUE</topic><topic>SYSTEMS FOR STORING ELECTRIC ENERGY</topic><toplevel>online_resources</toplevel><creatorcontrib>RAMZAN REINHARD</creatorcontrib><creatorcontrib>ABBASI ZAHID</creatorcontrib><creatorcontrib>ROHIER HENDRIK</creatorcontrib><creatorcontrib>BERG, ANDERS</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>RAMZAN REINHARD</au><au>ABBASI ZAHID</au><au>ROHIER HENDRIK</au><au>BERG, ANDERS</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Ultra-low power multi-stage AC logic family</title><date>2024-01-16</date><risdate>2024</risdate><abstract>The invention relates to an ultra-low power multi-stage AC logic family. A set of AC logic circuits may be powered by AC signals to conserve power in the microchip. The logic circuit uses relative phases of different AC signals and load capacitance to perform digital logic operations in different phases of the AC signals. One stage is used for charging a load capacitor, and the other stage is used for discharging the capacitor; some of the phases may be only a holding phase that holds a value of the signal. The charging and discharging phases are enabled depending on the input signal of the digital function to be implemented and the corresponding expected output. The circuit may be used in a wireless power supply device having a small number of gates to save power loss associated with DC rectification. The present invention relates to a gate circuit that can be used to execute any type of combination gates, such as NAND, NOR, XOR, and can also be used to execute sequential circuits, such as D flip-flops.
本申请案</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | chi ; eng |
| recordid | cdi_epo_espacenet_CN117411196A |
| source | esp@cenet |
| subjects | BASIC ELECTRONIC CIRCUITRY CIRCUIT ARRANGEMENTS OR SYSTEMS FOR SUPPLYING OR DISTRIBUTINGELECTRIC POWER CONVERSION OR DISTRIBUTION OF ELECTRIC POWER ELECTRICITY GENERATION PULSE TECHNIQUE SYSTEMS FOR STORING ELECTRIC ENERGY |
| title | Ultra-low power multi-stage AC logic family |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-09T08%3A39%3A35IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=RAMZAN%20REINHARD&rft.date=2024-01-16&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3ECN117411196A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |