DRM and analog broadcast transmitter adapter board based on FPGA

The invention discloses a DRM and analog broadcast transmitter adapter board based on an FPGA. The DRM and analog broadcast transmitter adapter board comprises a data input module, a signal modulation module, a clock module and a power management module. The data input module comprises an audio sign...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: LU WEI, WANG YIMING, ZHANG MENGLI, WANG QINGBO, WANG JIANBIN, LEI XINYU, WU YUYING, WANG YUGANG, WANG MINGWEI, GUO HUI, SI GULENG, LI WEI, CHI QINGSONG, SU XIAOPAN, ZHU WENJIA, ZHOU JUAN, WU YANG, TIAN TIAN, HE BIN, XU HUAHUI, LI YUQIANG, CHEN JIN, SU YUZHONG, ZHANG TONG, JIA PEIRONG, CHANG JINZHU, ZENG FANJIN, CHENG HUI, HU LINGFENG, DING YISHUANG, GONG, SUN ZHENYU, LI QIRU, ZHU YOULIN, ZHONG LIANG, ZHANG YUAN, YANG FU, GUO RIMING
Format: Patent
Sprache:chi ; eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator LU WEI
WANG YIMING
ZHANG MENGLI
WANG QINGBO
WANG JIANBIN
LEI XINYU
WU YUYING
WANG YUGANG
WANG MINGWEI
GUO HUI
SI GULENG
LI WEI
CHI QINGSONG
SU XIAOPAN
ZHU WENJIA
ZHOU JUAN
WU YANG
TIAN TIAN
HE BIN
XU HUAHUI
LI YUQIANG
CHEN JIN
SU YUZHONG
ZHANG TONG
JIA PEIRONG
CHANG JINZHU
ZENG FANJIN
CHENG HUI
HU LINGFENG
DING YISHUANG
GONG
SUN ZHENYU
LI QIRU
ZHU YOULIN
ZHONG LIANG
ZHANG YUAN
YANG FU
GUO RIMING
description The invention discloses a DRM and analog broadcast transmitter adapter board based on an FPGA. The DRM and analog broadcast transmitter adapter board comprises a data input module, a signal modulation module, a clock module and a power management module. The data input module comprises an audio signal receiving unit, a digital signal receiving unit, a dial switch, an analog-to-digital converter and an interface unit; the dial switch has two states; the signal modulation module comprises a programmable logic device FPGA, a digital-to-analog converter, an output amplifier and a digital radio frequency exciter. And a plurality of functional units are integrated in the programmable logic device FPGA. According to the dial switch provided by the invention, the working mode switching of the adapter board can be realized, the compatibility is high, a plurality of functional units are integrated in the provided programmable logic device FPGA, the cost is reduced, and the processing speed and the expandability and int
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_CN116865771A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>CN116865771A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_CN116865771A3</originalsourceid><addsrcrecordid>eNrjZHBwCfJVSMxLAeLEnPx0haSi_MSU5MTiEoWSosS84tzMkpLUIoXElMQCEJ2Un1iUopCUWJyaopCfp-AW4O7Iw8CalphTnMoLpbkZFN1cQ5w9dFML8uNTiwsSk1PzUkvinf0MDc0szEzNzQ0djYlRAwBKAzA2</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>DRM and analog broadcast transmitter adapter board based on FPGA</title><source>esp@cenet</source><creator>LU WEI ; WANG YIMING ; ZHANG MENGLI ; WANG QINGBO ; WANG JIANBIN ; LEI XINYU ; WU YUYING ; WANG YUGANG ; WANG MINGWEI ; GUO HUI ; SI GULENG ; LI WEI ; CHI QINGSONG ; SU XIAOPAN ; ZHU WENJIA ; ZHOU JUAN ; WU YANG ; TIAN TIAN ; HE BIN ; XU HUAHUI ; LI YUQIANG ; CHEN JIN ; SU YUZHONG ; ZHANG TONG ; JIA PEIRONG ; CHANG JINZHU ; ZENG FANJIN ; CHENG HUI ; HU LINGFENG ; DING YISHUANG ; GONG ; SUN ZHENYU ; LI QIRU ; ZHU YOULIN ; ZHONG LIANG ; ZHANG YUAN ; YANG FU ; GUO RIMING</creator><creatorcontrib>LU WEI ; WANG YIMING ; ZHANG MENGLI ; WANG QINGBO ; WANG JIANBIN ; LEI XINYU ; WU YUYING ; WANG YUGANG ; WANG MINGWEI ; GUO HUI ; SI GULENG ; LI WEI ; CHI QINGSONG ; SU XIAOPAN ; ZHU WENJIA ; ZHOU JUAN ; WU YANG ; TIAN TIAN ; HE BIN ; XU HUAHUI ; LI YUQIANG ; CHEN JIN ; SU YUZHONG ; ZHANG TONG ; JIA PEIRONG ; CHANG JINZHU ; ZENG FANJIN ; CHENG HUI ; HU LINGFENG ; DING YISHUANG ; GONG ; SUN ZHENYU ; LI QIRU ; ZHU YOULIN ; ZHONG LIANG ; ZHANG YUAN ; YANG FU ; GUO RIMING</creatorcontrib><description>The invention discloses a DRM and analog broadcast transmitter adapter board based on an FPGA. The DRM and analog broadcast transmitter adapter board comprises a data input module, a signal modulation module, a clock module and a power management module. The data input module comprises an audio signal receiving unit, a digital signal receiving unit, a dial switch, an analog-to-digital converter and an interface unit; the dial switch has two states; the signal modulation module comprises a programmable logic device FPGA, a digital-to-analog converter, an output amplifier and a digital radio frequency exciter. And a plurality of functional units are integrated in the programmable logic device FPGA. According to the dial switch provided by the invention, the working mode switching of the adapter board can be realized, the compatibility is high, a plurality of functional units are integrated in the provided programmable logic device FPGA, the cost is reduced, and the processing speed and the expandability and int</description><language>chi ; eng</language><subject>ELECTRIC COMMUNICATION TECHNIQUE ; ELECTRICITY ; TRANSMISSION ; TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHICCOMMUNICATION</subject><creationdate>2023</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20231010&amp;DB=EPODOC&amp;CC=CN&amp;NR=116865771A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25563,76318</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20231010&amp;DB=EPODOC&amp;CC=CN&amp;NR=116865771A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>LU WEI</creatorcontrib><creatorcontrib>WANG YIMING</creatorcontrib><creatorcontrib>ZHANG MENGLI</creatorcontrib><creatorcontrib>WANG QINGBO</creatorcontrib><creatorcontrib>WANG JIANBIN</creatorcontrib><creatorcontrib>LEI XINYU</creatorcontrib><creatorcontrib>WU YUYING</creatorcontrib><creatorcontrib>WANG YUGANG</creatorcontrib><creatorcontrib>WANG MINGWEI</creatorcontrib><creatorcontrib>GUO HUI</creatorcontrib><creatorcontrib>SI GULENG</creatorcontrib><creatorcontrib>LI WEI</creatorcontrib><creatorcontrib>CHI QINGSONG</creatorcontrib><creatorcontrib>SU XIAOPAN</creatorcontrib><creatorcontrib>ZHU WENJIA</creatorcontrib><creatorcontrib>ZHOU JUAN</creatorcontrib><creatorcontrib>WU YANG</creatorcontrib><creatorcontrib>TIAN TIAN</creatorcontrib><creatorcontrib>HE BIN</creatorcontrib><creatorcontrib>XU HUAHUI</creatorcontrib><creatorcontrib>LI YUQIANG</creatorcontrib><creatorcontrib>CHEN JIN</creatorcontrib><creatorcontrib>SU YUZHONG</creatorcontrib><creatorcontrib>ZHANG TONG</creatorcontrib><creatorcontrib>JIA PEIRONG</creatorcontrib><creatorcontrib>CHANG JINZHU</creatorcontrib><creatorcontrib>ZENG FANJIN</creatorcontrib><creatorcontrib>CHENG HUI</creatorcontrib><creatorcontrib>HU LINGFENG</creatorcontrib><creatorcontrib>DING YISHUANG</creatorcontrib><creatorcontrib>GONG</creatorcontrib><creatorcontrib>SUN ZHENYU</creatorcontrib><creatorcontrib>LI QIRU</creatorcontrib><creatorcontrib>ZHU YOULIN</creatorcontrib><creatorcontrib>ZHONG LIANG</creatorcontrib><creatorcontrib>ZHANG YUAN</creatorcontrib><creatorcontrib>YANG FU</creatorcontrib><creatorcontrib>GUO RIMING</creatorcontrib><title>DRM and analog broadcast transmitter adapter board based on FPGA</title><description>The invention discloses a DRM and analog broadcast transmitter adapter board based on an FPGA. The DRM and analog broadcast transmitter adapter board comprises a data input module, a signal modulation module, a clock module and a power management module. The data input module comprises an audio signal receiving unit, a digital signal receiving unit, a dial switch, an analog-to-digital converter and an interface unit; the dial switch has two states; the signal modulation module comprises a programmable logic device FPGA, a digital-to-analog converter, an output amplifier and a digital radio frequency exciter. And a plurality of functional units are integrated in the programmable logic device FPGA. According to the dial switch provided by the invention, the working mode switching of the adapter board can be realized, the compatibility is high, a plurality of functional units are integrated in the provided programmable logic device FPGA, the cost is reduced, and the processing speed and the expandability and int</description><subject>ELECTRIC COMMUNICATION TECHNIQUE</subject><subject>ELECTRICITY</subject><subject>TRANSMISSION</subject><subject>TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHICCOMMUNICATION</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2023</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZHBwCfJVSMxLAeLEnPx0haSi_MSU5MTiEoWSosS84tzMkpLUIoXElMQCEJ2Un1iUopCUWJyaopCfp-AW4O7Iw8CalphTnMoLpbkZFN1cQ5w9dFML8uNTiwsSk1PzUkvinf0MDc0szEzNzQ0djYlRAwBKAzA2</recordid><startdate>20231010</startdate><enddate>20231010</enddate><creator>LU WEI</creator><creator>WANG YIMING</creator><creator>ZHANG MENGLI</creator><creator>WANG QINGBO</creator><creator>WANG JIANBIN</creator><creator>LEI XINYU</creator><creator>WU YUYING</creator><creator>WANG YUGANG</creator><creator>WANG MINGWEI</creator><creator>GUO HUI</creator><creator>SI GULENG</creator><creator>LI WEI</creator><creator>CHI QINGSONG</creator><creator>SU XIAOPAN</creator><creator>ZHU WENJIA</creator><creator>ZHOU JUAN</creator><creator>WU YANG</creator><creator>TIAN TIAN</creator><creator>HE BIN</creator><creator>XU HUAHUI</creator><creator>LI YUQIANG</creator><creator>CHEN JIN</creator><creator>SU YUZHONG</creator><creator>ZHANG TONG</creator><creator>JIA PEIRONG</creator><creator>CHANG JINZHU</creator><creator>ZENG FANJIN</creator><creator>CHENG HUI</creator><creator>HU LINGFENG</creator><creator>DING YISHUANG</creator><creator>GONG</creator><creator>SUN ZHENYU</creator><creator>LI QIRU</creator><creator>ZHU YOULIN</creator><creator>ZHONG LIANG</creator><creator>ZHANG YUAN</creator><creator>YANG FU</creator><creator>GUO RIMING</creator><scope>EVB</scope></search><sort><creationdate>20231010</creationdate><title>DRM and analog broadcast transmitter adapter board based on FPGA</title><author>LU WEI ; WANG YIMING ; ZHANG MENGLI ; WANG QINGBO ; WANG JIANBIN ; LEI XINYU ; WU YUYING ; WANG YUGANG ; WANG MINGWEI ; GUO HUI ; SI GULENG ; LI WEI ; CHI QINGSONG ; SU XIAOPAN ; ZHU WENJIA ; ZHOU JUAN ; WU YANG ; TIAN TIAN ; HE BIN ; XU HUAHUI ; LI YUQIANG ; CHEN JIN ; SU YUZHONG ; ZHANG TONG ; JIA PEIRONG ; CHANG JINZHU ; ZENG FANJIN ; CHENG HUI ; HU LINGFENG ; DING YISHUANG ; GONG ; SUN ZHENYU ; LI QIRU ; ZHU YOULIN ; ZHONG LIANG ; ZHANG YUAN ; YANG FU ; GUO RIMING</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_CN116865771A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>chi ; eng</language><creationdate>2023</creationdate><topic>ELECTRIC COMMUNICATION TECHNIQUE</topic><topic>ELECTRICITY</topic><topic>TRANSMISSION</topic><topic>TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHICCOMMUNICATION</topic><toplevel>online_resources</toplevel><creatorcontrib>LU WEI</creatorcontrib><creatorcontrib>WANG YIMING</creatorcontrib><creatorcontrib>ZHANG MENGLI</creatorcontrib><creatorcontrib>WANG QINGBO</creatorcontrib><creatorcontrib>WANG JIANBIN</creatorcontrib><creatorcontrib>LEI XINYU</creatorcontrib><creatorcontrib>WU YUYING</creatorcontrib><creatorcontrib>WANG YUGANG</creatorcontrib><creatorcontrib>WANG MINGWEI</creatorcontrib><creatorcontrib>GUO HUI</creatorcontrib><creatorcontrib>SI GULENG</creatorcontrib><creatorcontrib>LI WEI</creatorcontrib><creatorcontrib>CHI QINGSONG</creatorcontrib><creatorcontrib>SU XIAOPAN</creatorcontrib><creatorcontrib>ZHU WENJIA</creatorcontrib><creatorcontrib>ZHOU JUAN</creatorcontrib><creatorcontrib>WU YANG</creatorcontrib><creatorcontrib>TIAN TIAN</creatorcontrib><creatorcontrib>HE BIN</creatorcontrib><creatorcontrib>XU HUAHUI</creatorcontrib><creatorcontrib>LI YUQIANG</creatorcontrib><creatorcontrib>CHEN JIN</creatorcontrib><creatorcontrib>SU YUZHONG</creatorcontrib><creatorcontrib>ZHANG TONG</creatorcontrib><creatorcontrib>JIA PEIRONG</creatorcontrib><creatorcontrib>CHANG JINZHU</creatorcontrib><creatorcontrib>ZENG FANJIN</creatorcontrib><creatorcontrib>CHENG HUI</creatorcontrib><creatorcontrib>HU LINGFENG</creatorcontrib><creatorcontrib>DING YISHUANG</creatorcontrib><creatorcontrib>GONG</creatorcontrib><creatorcontrib>SUN ZHENYU</creatorcontrib><creatorcontrib>LI QIRU</creatorcontrib><creatorcontrib>ZHU YOULIN</creatorcontrib><creatorcontrib>ZHONG LIANG</creatorcontrib><creatorcontrib>ZHANG YUAN</creatorcontrib><creatorcontrib>YANG FU</creatorcontrib><creatorcontrib>GUO RIMING</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>LU WEI</au><au>WANG YIMING</au><au>ZHANG MENGLI</au><au>WANG QINGBO</au><au>WANG JIANBIN</au><au>LEI XINYU</au><au>WU YUYING</au><au>WANG YUGANG</au><au>WANG MINGWEI</au><au>GUO HUI</au><au>SI GULENG</au><au>LI WEI</au><au>CHI QINGSONG</au><au>SU XIAOPAN</au><au>ZHU WENJIA</au><au>ZHOU JUAN</au><au>WU YANG</au><au>TIAN TIAN</au><au>HE BIN</au><au>XU HUAHUI</au><au>LI YUQIANG</au><au>CHEN JIN</au><au>SU YUZHONG</au><au>ZHANG TONG</au><au>JIA PEIRONG</au><au>CHANG JINZHU</au><au>ZENG FANJIN</au><au>CHENG HUI</au><au>HU LINGFENG</au><au>DING YISHUANG</au><au>GONG</au><au>SUN ZHENYU</au><au>LI QIRU</au><au>ZHU YOULIN</au><au>ZHONG LIANG</au><au>ZHANG YUAN</au><au>YANG FU</au><au>GUO RIMING</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>DRM and analog broadcast transmitter adapter board based on FPGA</title><date>2023-10-10</date><risdate>2023</risdate><abstract>The invention discloses a DRM and analog broadcast transmitter adapter board based on an FPGA. The DRM and analog broadcast transmitter adapter board comprises a data input module, a signal modulation module, a clock module and a power management module. The data input module comprises an audio signal receiving unit, a digital signal receiving unit, a dial switch, an analog-to-digital converter and an interface unit; the dial switch has two states; the signal modulation module comprises a programmable logic device FPGA, a digital-to-analog converter, an output amplifier and a digital radio frequency exciter. And a plurality of functional units are integrated in the programmable logic device FPGA. According to the dial switch provided by the invention, the working mode switching of the adapter board can be realized, the compatibility is high, a plurality of functional units are integrated in the provided programmable logic device FPGA, the cost is reduced, and the processing speed and the expandability and int</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language chi ; eng
recordid cdi_epo_espacenet_CN116865771A
source esp@cenet
subjects ELECTRIC COMMUNICATION TECHNIQUE
ELECTRICITY
TRANSMISSION
TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHICCOMMUNICATION
title DRM and analog broadcast transmitter adapter board based on FPGA
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-11T01%3A37%3A53IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=LU%20WEI&rft.date=2023-10-10&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3ECN116865771A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true