Design method of super-large pixel area refrigeration type infrared focal plane reading circuit

Design method of super-large pixel area refrigeration type infrared focal plane reading circuit

The invention discloses a design method of a super-large pixel area refrigeration type infrared focal plane reading circuit. The design method comprises the steps that each super-large pixel of an infrared focal plane is equally divided into n * n sub-pixel matrixes; a corresponding sub-pixel pixel-...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: YUAN YUAN, YU SONGLIN, YANG SIBO, YUE DONGQING
Format: Patent
Sprache:chi ; eng
Schlagworte:
CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator YUAN YUAN
YU SONGLIN
YANG SIBO
YUE DONGQING
description The invention discloses a design method of a super-large pixel area refrigeration type infrared focal plane reading circuit. The design method comprises the steps that each super-large pixel of an infrared focal plane is equally divided into n * n sub-pixel matrixes; a corresponding sub-pixel pixel-level integral circuit is configured for each sub-pixel of any super-large pixel; in any super-large pixel, taking an integral result of the pixel-level integral circuit of each sub-pixel as an integral signal of each sub-pixel, and accumulating the integral signals to serve as an infrared integral signal of the super-large pixel; configuring a pixel-level logic control circuit for each sub-pixel, so that each sub-pixel in each super-large pixel is controllable in independent integral, blind pixel positioning and blind pixel elimination; according to the required working mode, the working time sequence of the reading circuit is configured, and layout design is completed. According to the embodiment of the invention
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_CN116842891A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>CN116842891A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_CN116842891A3</originalsourceid><addsrcrecordid>eNqNyjEOwjAQBdE0FAi4w3KAFAGEQokCiIqKPlo5385KxrbWjgS3JwUHoJpi3rLqL8jiAr1QxjhQtJSnBK09qwMlecMTK5gUVsVBuUgMVD4JJMHq_Aay0bCn5DlgdjxIcGREzSRlXS0s-4zNr6tqe7s-u3uNFHvkxAYBpe8eTXNsD7v21Jz3_5gvfL09CA</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Design method of super-large pixel area refrigeration type infrared focal plane reading circuit</title><source>esp@cenet</source><creator>YUAN YUAN ; YU SONGLIN ; YANG SIBO ; YUE DONGQING</creator><creatorcontrib>YUAN YUAN ; YU SONGLIN ; YANG SIBO ; YUE DONGQING</creatorcontrib><description>The invention discloses a design method of a super-large pixel area refrigeration type infrared focal plane reading circuit. The design method comprises the steps that each super-large pixel of an infrared focal plane is equally divided into n * n sub-pixel matrixes; a corresponding sub-pixel pixel-level integral circuit is configured for each sub-pixel of any super-large pixel; in any super-large pixel, taking an integral result of the pixel-level integral circuit of each sub-pixel as an integral signal of each sub-pixel, and accumulating the integral signals to serve as an infrared integral signal of the super-large pixel; configuring a pixel-level logic control circuit for each sub-pixel, so that each sub-pixel in each super-large pixel is controllable in independent integral, blind pixel positioning and blind pixel elimination; according to the required working mode, the working time sequence of the reading circuit is configured, and layout design is completed. According to the embodiment of the invention</description><language>chi ; eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>2023</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20231003&amp;DB=EPODOC&amp;CC=CN&amp;NR=116842891A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76516</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20231003&amp;DB=EPODOC&amp;CC=CN&amp;NR=116842891A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>YUAN YUAN</creatorcontrib><creatorcontrib>YU SONGLIN</creatorcontrib><creatorcontrib>YANG SIBO</creatorcontrib><creatorcontrib>YUE DONGQING</creatorcontrib><title>Design method of super-large pixel area refrigeration type infrared focal plane reading circuit</title><description>The invention discloses a design method of a super-large pixel area refrigeration type infrared focal plane reading circuit. The design method comprises the steps that each super-large pixel of an infrared focal plane is equally divided into n * n sub-pixel matrixes; a corresponding sub-pixel pixel-level integral circuit is configured for each sub-pixel of any super-large pixel; in any super-large pixel, taking an integral result of the pixel-level integral circuit of each sub-pixel as an integral signal of each sub-pixel, and accumulating the integral signals to serve as an infrared integral signal of the super-large pixel; configuring a pixel-level logic control circuit for each sub-pixel, so that each sub-pixel in each super-large pixel is controllable in independent integral, blind pixel positioning and blind pixel elimination; according to the required working mode, the working time sequence of the reading circuit is configured, and layout design is completed. According to the embodiment of the invention</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2023</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNyjEOwjAQBdE0FAi4w3KAFAGEQokCiIqKPlo5385KxrbWjgS3JwUHoJpi3rLqL8jiAr1QxjhQtJSnBK09qwMlecMTK5gUVsVBuUgMVD4JJMHq_Aay0bCn5DlgdjxIcGREzSRlXS0s-4zNr6tqe7s-u3uNFHvkxAYBpe8eTXNsD7v21Jz3_5gvfL09CA</recordid><startdate>20231003</startdate><enddate>20231003</enddate><creator>YUAN YUAN</creator><creator>YU SONGLIN</creator><creator>YANG SIBO</creator><creator>YUE DONGQING</creator><scope>EVB</scope></search><sort><creationdate>20231003</creationdate><title>Design method of super-large pixel area refrigeration type infrared focal plane reading circuit</title><author>YUAN YUAN ; YU SONGLIN ; YANG SIBO ; YUE DONGQING</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_CN116842891A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>chi ; eng</language><creationdate>2023</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>YUAN YUAN</creatorcontrib><creatorcontrib>YU SONGLIN</creatorcontrib><creatorcontrib>YANG SIBO</creatorcontrib><creatorcontrib>YUE DONGQING</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>YUAN YUAN</au><au>YU SONGLIN</au><au>YANG SIBO</au><au>YUE DONGQING</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Design method of super-large pixel area refrigeration type infrared focal plane reading circuit</title><date>2023-10-03</date><risdate>2023</risdate><abstract>The invention discloses a design method of a super-large pixel area refrigeration type infrared focal plane reading circuit. The design method comprises the steps that each super-large pixel of an infrared focal plane is equally divided into n * n sub-pixel matrixes; a corresponding sub-pixel pixel-level integral circuit is configured for each sub-pixel of any super-large pixel; in any super-large pixel, taking an integral result of the pixel-level integral circuit of each sub-pixel as an integral signal of each sub-pixel, and accumulating the integral signals to serve as an infrared integral signal of the super-large pixel; configuring a pixel-level logic control circuit for each sub-pixel, so that each sub-pixel in each super-large pixel is controllable in independent integral, blind pixel positioning and blind pixel elimination; according to the required working mode, the working time sequence of the reading circuit is configured, and layout design is completed. According to the embodiment of the invention</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language chi ; eng
recordid cdi_epo_espacenet_CN116842891A
source esp@cenet
subjects CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
title Design method of super-large pixel area refrigeration type infrared focal plane reading circuit
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-16T01%3A18%3A55IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=YUAN%20YUAN&rft.date=2023-10-03&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3ECN116842891A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true