Semiconductor device and forming method thereof

Some embodiments provide a process for adjusting the sidewall profile of the gate opening prior to filling the replacement gate electrode layer therein, such that etch rate uniformity and stability are improved during a subsequent gate electrode etch back process. Specifically, the profile of the sa...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: HUANG QIMING, LIN YULI, PAN CHENGWEI, LIU JUNYI, LYU ZHILUN, LIAO ZHITENG
Format: Patent
Sprache:chi ; eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator HUANG QIMING
LIN YULI
PAN CHENGWEI
LIU JUNYI
LYU ZHILUN
LIAO ZHITENG
description Some embodiments provide a process for adjusting the sidewall profile of the gate opening prior to filling the replacement gate electrode layer therein, such that etch rate uniformity and stability are improved during a subsequent gate electrode etch back process. Specifically, the profile of the sacrificial gate electrode is adjusted to a straighter profile rather than a bowl-shaped profile, which reduces seam voids created in the replacement gate electrode during the replacement gate process. In some embodiments, adjusting the profile of the gate opening further includes performing a pull-back etch process of the sidewall spacers prior to depositing the gate dielectric layer and the work function metal layer, thereby achieving a wider opening for metal gate filling in a replacement gate process. The embodiment of the invention also relates to a semiconductor device and a forming method thereof. 一些实施例提供了在其中填充替换栅电极层之前调节栅极开口的侧壁轮廓的工艺,使得在随后的栅电极回蚀刻工艺期间提高蚀刻速率均匀性和稳定性。具体地,将牺牲栅电极的轮廓调整为更直的轮廓而不是碗型轮廓,这减少了在替换栅极工艺期间在替换栅电极
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_CN116525441A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>CN116525441A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_CN116525441A3</originalsourceid><addsrcrecordid>eNrjZNAPTs3NTM7PSylNLskvUkhJLctMTlVIzEtRSMsvys3MS1fITS3JyE9RKMlILUrNT-NhYE1LzClO5YXS3AyKbq4hzh66qQX58anFBYnJqXmpJfHOfoaGZqZGpiYmho7GxKgBAEOcKxI</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Semiconductor device and forming method thereof</title><source>esp@cenet</source><creator>HUANG QIMING ; LIN YULI ; PAN CHENGWEI ; LIU JUNYI ; LYU ZHILUN ; LIAO ZHITENG</creator><creatorcontrib>HUANG QIMING ; LIN YULI ; PAN CHENGWEI ; LIU JUNYI ; LYU ZHILUN ; LIAO ZHITENG</creatorcontrib><description>Some embodiments provide a process for adjusting the sidewall profile of the gate opening prior to filling the replacement gate electrode layer therein, such that etch rate uniformity and stability are improved during a subsequent gate electrode etch back process. Specifically, the profile of the sacrificial gate electrode is adjusted to a straighter profile rather than a bowl-shaped profile, which reduces seam voids created in the replacement gate electrode during the replacement gate process. In some embodiments, adjusting the profile of the gate opening further includes performing a pull-back etch process of the sidewall spacers prior to depositing the gate dielectric layer and the work function metal layer, thereby achieving a wider opening for metal gate filling in a replacement gate process. The embodiment of the invention also relates to a semiconductor device and a forming method thereof. 一些实施例提供了在其中填充替换栅电极层之前调节栅极开口的侧壁轮廓的工艺,使得在随后的栅电极回蚀刻工艺期间提高蚀刻速率均匀性和稳定性。具体地,将牺牲栅电极的轮廓调整为更直的轮廓而不是碗型轮廓,这减少了在替换栅极工艺期间在替换栅电极</description><language>chi ; eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2023</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20230801&amp;DB=EPODOC&amp;CC=CN&amp;NR=116525441A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25563,76318</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20230801&amp;DB=EPODOC&amp;CC=CN&amp;NR=116525441A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>HUANG QIMING</creatorcontrib><creatorcontrib>LIN YULI</creatorcontrib><creatorcontrib>PAN CHENGWEI</creatorcontrib><creatorcontrib>LIU JUNYI</creatorcontrib><creatorcontrib>LYU ZHILUN</creatorcontrib><creatorcontrib>LIAO ZHITENG</creatorcontrib><title>Semiconductor device and forming method thereof</title><description>Some embodiments provide a process for adjusting the sidewall profile of the gate opening prior to filling the replacement gate electrode layer therein, such that etch rate uniformity and stability are improved during a subsequent gate electrode etch back process. Specifically, the profile of the sacrificial gate electrode is adjusted to a straighter profile rather than a bowl-shaped profile, which reduces seam voids created in the replacement gate electrode during the replacement gate process. In some embodiments, adjusting the profile of the gate opening further includes performing a pull-back etch process of the sidewall spacers prior to depositing the gate dielectric layer and the work function metal layer, thereby achieving a wider opening for metal gate filling in a replacement gate process. The embodiment of the invention also relates to a semiconductor device and a forming method thereof. 一些实施例提供了在其中填充替换栅电极层之前调节栅极开口的侧壁轮廓的工艺,使得在随后的栅电极回蚀刻工艺期间提高蚀刻速率均匀性和稳定性。具体地,将牺牲栅电极的轮廓调整为更直的轮廓而不是碗型轮廓,这减少了在替换栅极工艺期间在替换栅电极</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2023</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZNAPTs3NTM7PSylNLskvUkhJLctMTlVIzEtRSMsvys3MS1fITS3JyE9RKMlILUrNT-NhYE1LzClO5YXS3AyKbq4hzh66qQX58anFBYnJqXmpJfHOfoaGZqZGpiYmho7GxKgBAEOcKxI</recordid><startdate>20230801</startdate><enddate>20230801</enddate><creator>HUANG QIMING</creator><creator>LIN YULI</creator><creator>PAN CHENGWEI</creator><creator>LIU JUNYI</creator><creator>LYU ZHILUN</creator><creator>LIAO ZHITENG</creator><scope>EVB</scope></search><sort><creationdate>20230801</creationdate><title>Semiconductor device and forming method thereof</title><author>HUANG QIMING ; LIN YULI ; PAN CHENGWEI ; LIU JUNYI ; LYU ZHILUN ; LIAO ZHITENG</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_CN116525441A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>chi ; eng</language><creationdate>2023</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>HUANG QIMING</creatorcontrib><creatorcontrib>LIN YULI</creatorcontrib><creatorcontrib>PAN CHENGWEI</creatorcontrib><creatorcontrib>LIU JUNYI</creatorcontrib><creatorcontrib>LYU ZHILUN</creatorcontrib><creatorcontrib>LIAO ZHITENG</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>HUANG QIMING</au><au>LIN YULI</au><au>PAN CHENGWEI</au><au>LIU JUNYI</au><au>LYU ZHILUN</au><au>LIAO ZHITENG</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Semiconductor device and forming method thereof</title><date>2023-08-01</date><risdate>2023</risdate><abstract>Some embodiments provide a process for adjusting the sidewall profile of the gate opening prior to filling the replacement gate electrode layer therein, such that etch rate uniformity and stability are improved during a subsequent gate electrode etch back process. Specifically, the profile of the sacrificial gate electrode is adjusted to a straighter profile rather than a bowl-shaped profile, which reduces seam voids created in the replacement gate electrode during the replacement gate process. In some embodiments, adjusting the profile of the gate opening further includes performing a pull-back etch process of the sidewall spacers prior to depositing the gate dielectric layer and the work function metal layer, thereby achieving a wider opening for metal gate filling in a replacement gate process. The embodiment of the invention also relates to a semiconductor device and a forming method thereof. 一些实施例提供了在其中填充替换栅电极层之前调节栅极开口的侧壁轮廓的工艺,使得在随后的栅电极回蚀刻工艺期间提高蚀刻速率均匀性和稳定性。具体地,将牺牲栅电极的轮廓调整为更直的轮廓而不是碗型轮廓,这减少了在替换栅极工艺期间在替换栅电极</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language chi ; eng
recordid cdi_epo_espacenet_CN116525441A
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
title Semiconductor device and forming method thereof
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-12T00%3A35%3A54IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=HUANG%20QIMING&rft.date=2023-08-01&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3ECN116525441A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true