Electrostatic discharge circuit, display substrate and display device
An electrostatic discharge circuit includes a first voltage line, a second voltage line, and a plurality of transistors. A first voltage signal provided by the first voltage line is larger than a second voltage signal provided by the second voltage line. The plurality of transistors are connected in...
Gespeichert in:
Hauptverfasser: | , , , , , , |
---|---|
Format: | Patent |
Sprache: | chi ; eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | |
---|---|
container_issue | |
container_start_page | |
container_title | |
container_volume | |
creator | CAI WENZHE LIANG KE WANG RONG DENG KAIJIE LIU JIA HUANG YAO DONG XIANGDAN |
description | An electrostatic discharge circuit includes a first voltage line, a second voltage line, and a plurality of transistors. A first voltage signal provided by the first voltage line is larger than a second voltage signal provided by the second voltage line. The plurality of transistors are connected in series between the first voltage line and the second voltage line. At least one transistor in the plurality of transistors is an oxide thin film transistor, the oxide thin film transistor comprises a top gate and a bottom gate, and the bottom gate is electrically connected with the third voltage line. A first voltage signal provided by the first voltage line is larger than a third voltage signal provided by the third voltage line.
一种静电放电电路,包括:第一电压线、第二电压线以及多个晶体管。第一电压线提供的第一电压信号大于第二电压线提供的第二电压信号。多个晶体管串联连接在第一电压线和第二电压线之间。多个晶体管中的至少一个晶体管为氧化物薄膜晶体管,氧化物薄膜晶体管包括顶栅和底栅,底栅与第三电压线电连接。第一电压线提供的第一电压信号大于第三电压线提供的第三电压信号。 |
format | Patent |
fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_CN116230708A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>CN116230708A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_CN116230708A3</originalsourceid><addsrcrecordid>eNrjZHB1zUlNLinKLy5JLMlMVkjJLE7OSCxKT1VIzixKLs0s0QEJFeQkVioUlyYVlxQllqQqJOalwEVTUssyk1N5GFjTEnOKU3mhNDeDoptriLOHbmpBfnxqcUFicmpeakm8s5-hoZmRsYG5gYWjMTFqACr4M48</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Electrostatic discharge circuit, display substrate and display device</title><source>esp@cenet</source><creator>CAI WENZHE ; LIANG KE ; WANG RONG ; DENG KAIJIE ; LIU JIA ; HUANG YAO ; DONG XIANGDAN</creator><creatorcontrib>CAI WENZHE ; LIANG KE ; WANG RONG ; DENG KAIJIE ; LIU JIA ; HUANG YAO ; DONG XIANGDAN</creatorcontrib><description>An electrostatic discharge circuit includes a first voltage line, a second voltage line, and a plurality of transistors. A first voltage signal provided by the first voltage line is larger than a second voltage signal provided by the second voltage line. The plurality of transistors are connected in series between the first voltage line and the second voltage line. At least one transistor in the plurality of transistors is an oxide thin film transistor, the oxide thin film transistor comprises a top gate and a bottom gate, and the bottom gate is electrically connected with the third voltage line. A first voltage signal provided by the first voltage line is larger than a third voltage signal provided by the third voltage line.
一种静电放电电路,包括:第一电压线、第二电压线以及多个晶体管。第一电压线提供的第一电压信号大于第二电压线提供的第二电压信号。多个晶体管串联连接在第一电压线和第二电压线之间。多个晶体管中的至少一个晶体管为氧化物薄膜晶体管,氧化物薄膜晶体管包括顶栅和底栅,底栅与第三电压线电连接。第一电压线提供的第一电压信号大于第三电压线提供的第三电压信号。</description><language>chi ; eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2023</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20230606&DB=EPODOC&CC=CN&NR=116230708A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76290</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20230606&DB=EPODOC&CC=CN&NR=116230708A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>CAI WENZHE</creatorcontrib><creatorcontrib>LIANG KE</creatorcontrib><creatorcontrib>WANG RONG</creatorcontrib><creatorcontrib>DENG KAIJIE</creatorcontrib><creatorcontrib>LIU JIA</creatorcontrib><creatorcontrib>HUANG YAO</creatorcontrib><creatorcontrib>DONG XIANGDAN</creatorcontrib><title>Electrostatic discharge circuit, display substrate and display device</title><description>An electrostatic discharge circuit includes a first voltage line, a second voltage line, and a plurality of transistors. A first voltage signal provided by the first voltage line is larger than a second voltage signal provided by the second voltage line. The plurality of transistors are connected in series between the first voltage line and the second voltage line. At least one transistor in the plurality of transistors is an oxide thin film transistor, the oxide thin film transistor comprises a top gate and a bottom gate, and the bottom gate is electrically connected with the third voltage line. A first voltage signal provided by the first voltage line is larger than a third voltage signal provided by the third voltage line.
一种静电放电电路,包括:第一电压线、第二电压线以及多个晶体管。第一电压线提供的第一电压信号大于第二电压线提供的第二电压信号。多个晶体管串联连接在第一电压线和第二电压线之间。多个晶体管中的至少一个晶体管为氧化物薄膜晶体管,氧化物薄膜晶体管包括顶栅和底栅,底栅与第三电压线电连接。第一电压线提供的第一电压信号大于第三电压线提供的第三电压信号。</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2023</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZHB1zUlNLinKLy5JLMlMVkjJLE7OSCxKT1VIzixKLs0s0QEJFeQkVioUlyYVlxQllqQqJOalwEVTUssyk1N5GFjTEnOKU3mhNDeDoptriLOHbmpBfnxqcUFicmpeakm8s5-hoZmRsYG5gYWjMTFqACr4M48</recordid><startdate>20230606</startdate><enddate>20230606</enddate><creator>CAI WENZHE</creator><creator>LIANG KE</creator><creator>WANG RONG</creator><creator>DENG KAIJIE</creator><creator>LIU JIA</creator><creator>HUANG YAO</creator><creator>DONG XIANGDAN</creator><scope>EVB</scope></search><sort><creationdate>20230606</creationdate><title>Electrostatic discharge circuit, display substrate and display device</title><author>CAI WENZHE ; LIANG KE ; WANG RONG ; DENG KAIJIE ; LIU JIA ; HUANG YAO ; DONG XIANGDAN</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_CN116230708A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>chi ; eng</language><creationdate>2023</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>CAI WENZHE</creatorcontrib><creatorcontrib>LIANG KE</creatorcontrib><creatorcontrib>WANG RONG</creatorcontrib><creatorcontrib>DENG KAIJIE</creatorcontrib><creatorcontrib>LIU JIA</creatorcontrib><creatorcontrib>HUANG YAO</creatorcontrib><creatorcontrib>DONG XIANGDAN</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>CAI WENZHE</au><au>LIANG KE</au><au>WANG RONG</au><au>DENG KAIJIE</au><au>LIU JIA</au><au>HUANG YAO</au><au>DONG XIANGDAN</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Electrostatic discharge circuit, display substrate and display device</title><date>2023-06-06</date><risdate>2023</risdate><abstract>An electrostatic discharge circuit includes a first voltage line, a second voltage line, and a plurality of transistors. A first voltage signal provided by the first voltage line is larger than a second voltage signal provided by the second voltage line. The plurality of transistors are connected in series between the first voltage line and the second voltage line. At least one transistor in the plurality of transistors is an oxide thin film transistor, the oxide thin film transistor comprises a top gate and a bottom gate, and the bottom gate is electrically connected with the third voltage line. A first voltage signal provided by the first voltage line is larger than a third voltage signal provided by the third voltage line.
一种静电放电电路,包括:第一电压线、第二电压线以及多个晶体管。第一电压线提供的第一电压信号大于第二电压线提供的第二电压信号。多个晶体管串联连接在第一电压线和第二电压线之间。多个晶体管中的至少一个晶体管为氧化物薄膜晶体管,氧化物薄膜晶体管包括顶栅和底栅,底栅与第三电压线电连接。第一电压线提供的第一电压信号大于第三电压线提供的第三电压信号。</abstract><oa>free_for_read</oa></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | |
ispartof | |
issn | |
language | chi ; eng |
recordid | cdi_epo_espacenet_CN116230708A |
source | esp@cenet |
subjects | BASIC ELECTRIC ELEMENTS ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ELECTRICITY SEMICONDUCTOR DEVICES |
title | Electrostatic discharge circuit, display substrate and display device |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-03T20%3A05%3A47IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=CAI%20WENZHE&rft.date=2023-06-06&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3ECN116230708A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |