Chip verification method and device, electronic equipment and storage medium
The invention provides a chip verification method and device, electronic equipment and a storage medium, and the method comprises the steps: obtaining a plurality of random parameters of a to-be-verified target chip; obtaining an excitation range of random verification corresponding to the random pa...
Gespeichert in:
Hauptverfasser: | , |
---|---|
Format: | Patent |
Sprache: | chi ; eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | |
---|---|
container_issue | |
container_start_page | |
container_title | |
container_volume | |
creator | YANG HUAYING NING NING |
description | The invention provides a chip verification method and device, electronic equipment and a storage medium, and the method comprises the steps: obtaining a plurality of random parameters of a to-be-verified target chip; obtaining an excitation range of random verification corresponding to the random parameter; a target radius is obtained according to parameter attributes of the random parameters, and the excitation range is converted into a circle space of uniform disc sampling with the circle radius being the target radius; selecting a target sampling point from the random parameters, and obtaining a first coordinate of the target sampling point in the circular space; and converting the first coordinates according to the parameter attributes of the random parameters to obtain a uniformly distributed excitation set of each random parameter. Through the method and the device, the problems that the working difficulty and the workload of verification engineers are increased and the working efficiency is reduced whe |
format | Patent |
fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_CN116167333A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>CN116167333A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_CN116167333A3</originalsourceid><addsrcrecordid>eNqNy70KwjAUhuEsDqLew3HXIQTqLKXiIE7uJSRf7YHmx-S016-IF-D0Ls-7Vrd25EwLCg_srHCKFCBj8mSjJ4-FHQ6ECU5KiuwIr5lzQJQvqJKKfeLzeJ7DVq0GO1Xsft2o_aV7tNcjcupRs3WIkL69a93o5mSMOZt_zBuZrjXR</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Chip verification method and device, electronic equipment and storage medium</title><source>esp@cenet</source><creator>YANG HUAYING ; NING NING</creator><creatorcontrib>YANG HUAYING ; NING NING</creatorcontrib><description>The invention provides a chip verification method and device, electronic equipment and a storage medium, and the method comprises the steps: obtaining a plurality of random parameters of a to-be-verified target chip; obtaining an excitation range of random verification corresponding to the random parameter; a target radius is obtained according to parameter attributes of the random parameters, and the excitation range is converted into a circle space of uniform disc sampling with the circle radius being the target radius; selecting a target sampling point from the random parameters, and obtaining a first coordinate of the target sampling point in the circular space; and converting the first coordinates according to the parameter attributes of the random parameters to obtain a uniformly distributed excitation set of each random parameter. Through the method and the device, the problems that the working difficulty and the workload of verification engineers are increased and the working efficiency is reduced whe</description><language>chi ; eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>2023</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20230526&DB=EPODOC&CC=CN&NR=116167333A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25543,76293</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20230526&DB=EPODOC&CC=CN&NR=116167333A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>YANG HUAYING</creatorcontrib><creatorcontrib>NING NING</creatorcontrib><title>Chip verification method and device, electronic equipment and storage medium</title><description>The invention provides a chip verification method and device, electronic equipment and a storage medium, and the method comprises the steps: obtaining a plurality of random parameters of a to-be-verified target chip; obtaining an excitation range of random verification corresponding to the random parameter; a target radius is obtained according to parameter attributes of the random parameters, and the excitation range is converted into a circle space of uniform disc sampling with the circle radius being the target radius; selecting a target sampling point from the random parameters, and obtaining a first coordinate of the target sampling point in the circular space; and converting the first coordinates according to the parameter attributes of the random parameters to obtain a uniformly distributed excitation set of each random parameter. Through the method and the device, the problems that the working difficulty and the workload of verification engineers are increased and the working efficiency is reduced whe</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2023</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNy70KwjAUhuEsDqLew3HXIQTqLKXiIE7uJSRf7YHmx-S016-IF-D0Ls-7Vrd25EwLCg_srHCKFCBj8mSjJ4-FHQ6ECU5KiuwIr5lzQJQvqJKKfeLzeJ7DVq0GO1Xsft2o_aV7tNcjcupRs3WIkL69a93o5mSMOZt_zBuZrjXR</recordid><startdate>20230526</startdate><enddate>20230526</enddate><creator>YANG HUAYING</creator><creator>NING NING</creator><scope>EVB</scope></search><sort><creationdate>20230526</creationdate><title>Chip verification method and device, electronic equipment and storage medium</title><author>YANG HUAYING ; NING NING</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_CN116167333A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>chi ; eng</language><creationdate>2023</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>YANG HUAYING</creatorcontrib><creatorcontrib>NING NING</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>YANG HUAYING</au><au>NING NING</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Chip verification method and device, electronic equipment and storage medium</title><date>2023-05-26</date><risdate>2023</risdate><abstract>The invention provides a chip verification method and device, electronic equipment and a storage medium, and the method comprises the steps: obtaining a plurality of random parameters of a to-be-verified target chip; obtaining an excitation range of random verification corresponding to the random parameter; a target radius is obtained according to parameter attributes of the random parameters, and the excitation range is converted into a circle space of uniform disc sampling with the circle radius being the target radius; selecting a target sampling point from the random parameters, and obtaining a first coordinate of the target sampling point in the circular space; and converting the first coordinates according to the parameter attributes of the random parameters to obtain a uniformly distributed excitation set of each random parameter. Through the method and the device, the problems that the working difficulty and the workload of verification engineers are increased and the working efficiency is reduced whe</abstract><oa>free_for_read</oa></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | |
ispartof | |
issn | |
language | chi ; eng |
recordid | cdi_epo_espacenet_CN116167333A |
source | esp@cenet |
subjects | CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING PHYSICS |
title | Chip verification method and device, electronic equipment and storage medium |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-23T15%3A10%3A32IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=YANG%20HUAYING&rft.date=2023-05-26&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3ECN116167333A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |