Partitioned floating-point number parallelization additive operation method
The invention discloses a partitioning floating-point number parallelization additive operation method, which comprises the following steps of: designing a partitioning low-precision storage mode based on an IEEE754 floating-point number representation mode, partitioning a mantissa part of a floatin...
Gespeichert in:
Hauptverfasser: | , , , , , |
---|---|
Format: | Patent |
Sprache: | chi ; eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
Schreiben Sie den ersten Kommentar!