Method for realizing high-speed serial communication between FPGAs (Field Programmable Gate Array) based on optical isolation
The invention discloses a method for realizing high-speed serial communication between FPGAs (Field Programmable Gate Array) based on optical isolation, which is characterized in that a transmitting end and a receiving end of data communication are two independent FPGA board cards, and each FPGA boa...
Gespeichert in:
| Hauptverfasser: | , , |
|---|---|
| Format: | Patent |
| Sprache: | chi ; eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | WANG RUNXIN WU SHUYAN BI SHUNLI |
| description | The invention discloses a method for realizing high-speed serial communication between FPGAs (Field Programmable Gate Array) based on optical isolation, which is characterized in that a transmitting end and a receiving end of data communication are two independent FPGA board cards, and each FPGA board card is provided with a 8b10b coder/decoder and a parallel/serial or serial/parallel conversion module; optical one-way communication without a feedback loop is realized through the optical module; the output of the optical module is connected to the four input IOs of the receiving board card, and the data lines are equal in length; the receiving board card is based on external 4 input, an IDDR is used in an FPGA, different clock phases are used for achieving oversampling with the 8-time sampling rate, serial data selected and output by sampling points are converted into parallel data, and follow-up processing is carried out. The FPGA is adopted for receiving and sending, the price is low, and the power consumpt |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_CN116049063A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>CN116049063A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_CN116049063A3</originalsourceid><addsrcrecordid>eNqNzMEKgkAQxnEvHaJ6h-lWB0ExhI4iaZfCQ3cZddSB3R3Z3YiC3j2JHqDTd_l_v2XwvpAfpYNeLFhCxS82A4w8jKGbiDpwZBkVtKL13XCLnsVAQ_5BZKCoyszBrmBSHVRWBotaY6MISvQEmbX43EODbobmm0x-FhSwE_WF1sGiR-Vo89tVsC1Ot_wc0iQ1uQlbMuTr_BrHaXQ4RmmSJf80H78ERyQ</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Method for realizing high-speed serial communication between FPGAs (Field Programmable Gate Array) based on optical isolation</title><source>esp@cenet</source><creator>WANG RUNXIN ; WU SHUYAN ; BI SHUNLI</creator><creatorcontrib>WANG RUNXIN ; WU SHUYAN ; BI SHUNLI</creatorcontrib><description>The invention discloses a method for realizing high-speed serial communication between FPGAs (Field Programmable Gate Array) based on optical isolation, which is characterized in that a transmitting end and a receiving end of data communication are two independent FPGA board cards, and each FPGA board card is provided with a 8b10b coder/decoder and a parallel/serial or serial/parallel conversion module; optical one-way communication without a feedback loop is realized through the optical module; the output of the optical module is connected to the four input IOs of the receiving board card, and the data lines are equal in length; the receiving board card is based on external 4 input, an IDDR is used in an FPGA, different clock phases are used for achieving oversampling with the 8-time sampling rate, serial data selected and output by sampling points are converted into parallel data, and follow-up processing is carried out. The FPGA is adopted for receiving and sending, the price is low, and the power consumpt</description><language>chi ; eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC COMMUNICATION TECHNIQUE ; ELECTRIC DIGITAL DATA PROCESSING ; ELECTRICITY ; PHYSICS ; TRANSMISSION</subject><creationdate>2023</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20230502&DB=EPODOC&CC=CN&NR=116049063A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25563,76318</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20230502&DB=EPODOC&CC=CN&NR=116049063A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>WANG RUNXIN</creatorcontrib><creatorcontrib>WU SHUYAN</creatorcontrib><creatorcontrib>BI SHUNLI</creatorcontrib><title>Method for realizing high-speed serial communication between FPGAs (Field Programmable Gate Array) based on optical isolation</title><description>The invention discloses a method for realizing high-speed serial communication between FPGAs (Field Programmable Gate Array) based on optical isolation, which is characterized in that a transmitting end and a receiving end of data communication are two independent FPGA board cards, and each FPGA board card is provided with a 8b10b coder/decoder and a parallel/serial or serial/parallel conversion module; optical one-way communication without a feedback loop is realized through the optical module; the output of the optical module is connected to the four input IOs of the receiving board card, and the data lines are equal in length; the receiving board card is based on external 4 input, an IDDR is used in an FPGA, different clock phases are used for achieving oversampling with the 8-time sampling rate, serial data selected and output by sampling points are converted into parallel data, and follow-up processing is carried out. The FPGA is adopted for receiving and sending, the price is low, and the power consumpt</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC COMMUNICATION TECHNIQUE</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>ELECTRICITY</subject><subject>PHYSICS</subject><subject>TRANSMISSION</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2023</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNzMEKgkAQxnEvHaJ6h-lWB0ExhI4iaZfCQ3cZddSB3R3Z3YiC3j2JHqDTd_l_v2XwvpAfpYNeLFhCxS82A4w8jKGbiDpwZBkVtKL13XCLnsVAQ_5BZKCoyszBrmBSHVRWBotaY6MISvQEmbX43EODbobmm0x-FhSwE_WF1sGiR-Vo89tVsC1Ot_wc0iQ1uQlbMuTr_BrHaXQ4RmmSJf80H78ERyQ</recordid><startdate>20230502</startdate><enddate>20230502</enddate><creator>WANG RUNXIN</creator><creator>WU SHUYAN</creator><creator>BI SHUNLI</creator><scope>EVB</scope></search><sort><creationdate>20230502</creationdate><title>Method for realizing high-speed serial communication between FPGAs (Field Programmable Gate Array) based on optical isolation</title><author>WANG RUNXIN ; WU SHUYAN ; BI SHUNLI</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_CN116049063A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>chi ; eng</language><creationdate>2023</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC COMMUNICATION TECHNIQUE</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>ELECTRICITY</topic><topic>PHYSICS</topic><topic>TRANSMISSION</topic><toplevel>online_resources</toplevel><creatorcontrib>WANG RUNXIN</creatorcontrib><creatorcontrib>WU SHUYAN</creatorcontrib><creatorcontrib>BI SHUNLI</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>WANG RUNXIN</au><au>WU SHUYAN</au><au>BI SHUNLI</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Method for realizing high-speed serial communication between FPGAs (Field Programmable Gate Array) based on optical isolation</title><date>2023-05-02</date><risdate>2023</risdate><abstract>The invention discloses a method for realizing high-speed serial communication between FPGAs (Field Programmable Gate Array) based on optical isolation, which is characterized in that a transmitting end and a receiving end of data communication are two independent FPGA board cards, and each FPGA board card is provided with a 8b10b coder/decoder and a parallel/serial or serial/parallel conversion module; optical one-way communication without a feedback loop is realized through the optical module; the output of the optical module is connected to the four input IOs of the receiving board card, and the data lines are equal in length; the receiving board card is based on external 4 input, an IDDR is used in an FPGA, different clock phases are used for achieving oversampling with the 8-time sampling rate, serial data selected and output by sampling points are converted into parallel data, and follow-up processing is carried out. The FPGA is adopted for receiving and sending, the price is low, and the power consumpt</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | chi ; eng |
| recordid | cdi_epo_espacenet_CN116049063A |
| source | esp@cenet |
| subjects | CALCULATING COMPUTING COUNTING ELECTRIC COMMUNICATION TECHNIQUE ELECTRIC DIGITAL DATA PROCESSING ELECTRICITY PHYSICS TRANSMISSION |
| title | Method for realizing high-speed serial communication between FPGAs (Field Programmable Gate Array) based on optical isolation |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-12T02%3A59%3A01IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=WANG%20RUNXIN&rft.date=2023-05-02&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3ECN116049063A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |