Semiconductor device structure

The semiconductor device structure comprises a passivation layer, a first conductor plate layer arranged on the passivation layer, a second conductor plate layer arranged on the first conductor layer, a third conductor plate layer arranged on the second conductor layer and a fourth conductor plate l...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: CHEN DIANHAO, XIAO YUANYANG, HUANG ZHENQIU, SHEN XIANGGU, HSIAO TSUNGIEH
Format: Patent
Sprache:chi ; eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator CHEN DIANHAO
XIAO YUANYANG
HUANG ZHENQIU
SHEN XIANGGU
HSIAO TSUNGIEH
description The semiconductor device structure comprises a passivation layer, a first conductor plate layer arranged on the passivation layer, a second conductor plate layer arranged on the first conductor layer, a third conductor plate layer arranged on the second conductor layer and a fourth conductor plate layer arranged on the third conductor layer. The second conductor plate layer surrounds the first conductor plate layer, and the fourth conductor plate layer surrounds the third conductor plate layer. When the device structure is used for a back-end process passive device, leakage and breakdown caused by a corner discharge effect are reduced. 根据本公开的半导体器件结构包括钝化层、设置在钝化层上的第一导体板层、设置在第一导体层上的第二导体板层、设置在第二导体层上的第三导体板层以及设置在第三导体层上的第四导体板层。第二导体板层包围第一导体板层,第四导体板层包围第三导体板层。该器件结构在用于后段制程无源器件时,减少因角部放电效应引起的泄漏和击穿。
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_CN115867125A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>CN115867125A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_CN115867125A3</originalsourceid><addsrcrecordid>eNrjZJALTs3NTM7PSylNLskvUkhJLctMTlUoLikC8kuLUnkYWNMSc4pTeaE0N4Oim2uIs4duakF-fGpxQWJyal5qSbyzn6GhqYWZuaGRqaMxMWoALvMlDQ</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Semiconductor device structure</title><source>esp@cenet</source><creator>CHEN DIANHAO ; XIAO YUANYANG ; HUANG ZHENQIU ; SHEN XIANGGU ; HSIAO TSUNGIEH</creator><creatorcontrib>CHEN DIANHAO ; XIAO YUANYANG ; HUANG ZHENQIU ; SHEN XIANGGU ; HSIAO TSUNGIEH</creatorcontrib><description>The semiconductor device structure comprises a passivation layer, a first conductor plate layer arranged on the passivation layer, a second conductor plate layer arranged on the first conductor layer, a third conductor plate layer arranged on the second conductor layer and a fourth conductor plate layer arranged on the third conductor layer. The second conductor plate layer surrounds the first conductor plate layer, and the fourth conductor plate layer surrounds the third conductor plate layer. When the device structure is used for a back-end process passive device, leakage and breakdown caused by a corner discharge effect are reduced. 根据本公开的半导体器件结构包括钝化层、设置在钝化层上的第一导体板层、设置在第一导体层上的第二导体板层、设置在第二导体层上的第三导体板层以及设置在第三导体层上的第四导体板层。第二导体板层包围第一导体板层,第四导体板层包围第三导体板层。该器件结构在用于后段制程无源器件时,减少因角部放电效应引起的泄漏和击穿。</description><language>chi ; eng</language><subject>ELECTRICITY</subject><creationdate>2023</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20230328&amp;DB=EPODOC&amp;CC=CN&amp;NR=115867125A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76290</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20230328&amp;DB=EPODOC&amp;CC=CN&amp;NR=115867125A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>CHEN DIANHAO</creatorcontrib><creatorcontrib>XIAO YUANYANG</creatorcontrib><creatorcontrib>HUANG ZHENQIU</creatorcontrib><creatorcontrib>SHEN XIANGGU</creatorcontrib><creatorcontrib>HSIAO TSUNGIEH</creatorcontrib><title>Semiconductor device structure</title><description>The semiconductor device structure comprises a passivation layer, a first conductor plate layer arranged on the passivation layer, a second conductor plate layer arranged on the first conductor layer, a third conductor plate layer arranged on the second conductor layer and a fourth conductor plate layer arranged on the third conductor layer. The second conductor plate layer surrounds the first conductor plate layer, and the fourth conductor plate layer surrounds the third conductor plate layer. When the device structure is used for a back-end process passive device, leakage and breakdown caused by a corner discharge effect are reduced. 根据本公开的半导体器件结构包括钝化层、设置在钝化层上的第一导体板层、设置在第一导体层上的第二导体板层、设置在第二导体层上的第三导体板层以及设置在第三导体层上的第四导体板层。第二导体板层包围第一导体板层,第四导体板层包围第三导体板层。该器件结构在用于后段制程无源器件时,减少因角部放电效应引起的泄漏和击穿。</description><subject>ELECTRICITY</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2023</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZJALTs3NTM7PSylNLskvUkhJLctMTlUoLikC8kuLUnkYWNMSc4pTeaE0N4Oim2uIs4duakF-fGpxQWJyal5qSbyzn6GhqYWZuaGRqaMxMWoALvMlDQ</recordid><startdate>20230328</startdate><enddate>20230328</enddate><creator>CHEN DIANHAO</creator><creator>XIAO YUANYANG</creator><creator>HUANG ZHENQIU</creator><creator>SHEN XIANGGU</creator><creator>HSIAO TSUNGIEH</creator><scope>EVB</scope></search><sort><creationdate>20230328</creationdate><title>Semiconductor device structure</title><author>CHEN DIANHAO ; XIAO YUANYANG ; HUANG ZHENQIU ; SHEN XIANGGU ; HSIAO TSUNGIEH</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_CN115867125A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>chi ; eng</language><creationdate>2023</creationdate><topic>ELECTRICITY</topic><toplevel>online_resources</toplevel><creatorcontrib>CHEN DIANHAO</creatorcontrib><creatorcontrib>XIAO YUANYANG</creatorcontrib><creatorcontrib>HUANG ZHENQIU</creatorcontrib><creatorcontrib>SHEN XIANGGU</creatorcontrib><creatorcontrib>HSIAO TSUNGIEH</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>CHEN DIANHAO</au><au>XIAO YUANYANG</au><au>HUANG ZHENQIU</au><au>SHEN XIANGGU</au><au>HSIAO TSUNGIEH</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Semiconductor device structure</title><date>2023-03-28</date><risdate>2023</risdate><abstract>The semiconductor device structure comprises a passivation layer, a first conductor plate layer arranged on the passivation layer, a second conductor plate layer arranged on the first conductor layer, a third conductor plate layer arranged on the second conductor layer and a fourth conductor plate layer arranged on the third conductor layer. The second conductor plate layer surrounds the first conductor plate layer, and the fourth conductor plate layer surrounds the third conductor plate layer. When the device structure is used for a back-end process passive device, leakage and breakdown caused by a corner discharge effect are reduced. 根据本公开的半导体器件结构包括钝化层、设置在钝化层上的第一导体板层、设置在第一导体层上的第二导体板层、设置在第二导体层上的第三导体板层以及设置在第三导体层上的第四导体板层。第二导体板层包围第一导体板层,第四导体板层包围第三导体板层。该器件结构在用于后段制程无源器件时,减少因角部放电效应引起的泄漏和击穿。</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language chi ; eng
recordid cdi_epo_espacenet_CN115867125A
source esp@cenet
subjects ELECTRICITY
title Semiconductor device structure
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-02T13%3A59%3A59IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=CHEN%20DIANHAO&rft.date=2023-03-28&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3ECN115867125A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true