Semiconductor power devices having gate dielectric layers with improved breakdown characteristics and methods of forming such devices

A semiconductor device includes a semiconductor layer structure including silicon carbide, a gate dielectric layer on the semiconductor layer structure, and a gate electrode on the gate dielectric layer opposite the semiconductor layer structure. In some embodiments, a periphery of a portion of the...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: HULL BRETT, SABOORI SHADI, LISCHTON WALNER DAVID J, VAN BRANDT ELODIE, MCCAIN, MICHAEL, N
Format: Patent
Sprache:chi ; eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator HULL BRETT
SABOORI SHADI
LISCHTON WALNER DAVID J
VAN BRANDT ELODIE
MCCAIN, MICHAEL, N
description A semiconductor device includes a semiconductor layer structure including silicon carbide, a gate dielectric layer on the semiconductor layer structure, and a gate electrode on the gate dielectric layer opposite the semiconductor layer structure. In some embodiments, a periphery of a portion of the gate dielectric layer below the gate electrode is thicker than a central portion of the gate dielectric layer, and a lower surface of the gate electrode has a recessed outer edge, such as a rounded and/or beveled outer edge. 一种半导体设备包括包含碳化硅的半导体层结构、半导体层结构上的栅极介电层,以及栅极介电层上与半导体层结构相对的栅极电极。在一些实施例中,栅极介电层的位于栅极电极下方的部分的外围比栅极介电层的中心部分厚,并且栅极电极的下表面具有凹进的外边缘,诸如倒圆和/或斜切的外边缘。
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_CN115769380A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>CN115769380A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_CN115769380A3</originalsourceid><addsrcrecordid>eNqNjb1Ow0AQBt1QRJB3WB4ACcvKD2UUgahokj7a7H32rWLfWnsXWzxA3hshhZ5qmtHMorodMKhYClcp5jTaDKeASQWZIk-aOuq4gIKihxRXoZ6_4ZlmLZF0GN0mBDo7-BJsTiSRnaXANReVTJwCDSjRQiZrqTUffqv5KvHv9FQ9tNxnLO98rJ4_3o_7zxeMdkIeWZBQTvuvul5t1m_N9nXX_Mf5AZZjTFA</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Semiconductor power devices having gate dielectric layers with improved breakdown characteristics and methods of forming such devices</title><source>esp@cenet</source><creator>HULL BRETT ; SABOORI SHADI ; LISCHTON WALNER DAVID J ; VAN BRANDT ELODIE ; MCCAIN, MICHAEL, N</creator><creatorcontrib>HULL BRETT ; SABOORI SHADI ; LISCHTON WALNER DAVID J ; VAN BRANDT ELODIE ; MCCAIN, MICHAEL, N</creatorcontrib><description>A semiconductor device includes a semiconductor layer structure including silicon carbide, a gate dielectric layer on the semiconductor layer structure, and a gate electrode on the gate dielectric layer opposite the semiconductor layer structure. In some embodiments, a periphery of a portion of the gate dielectric layer below the gate electrode is thicker than a central portion of the gate dielectric layer, and a lower surface of the gate electrode has a recessed outer edge, such as a rounded and/or beveled outer edge. 一种半导体设备包括包含碳化硅的半导体层结构、半导体层结构上的栅极介电层,以及栅极介电层上与半导体层结构相对的栅极电极。在一些实施例中,栅极介电层的位于栅极电极下方的部分的外围比栅极介电层的中心部分厚,并且栅极电极的下表面具有凹进的外边缘,诸如倒圆和/或斜切的外边缘。</description><language>chi ; eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2023</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20230307&amp;DB=EPODOC&amp;CC=CN&amp;NR=115769380A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,777,882,25545,76296</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20230307&amp;DB=EPODOC&amp;CC=CN&amp;NR=115769380A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>HULL BRETT</creatorcontrib><creatorcontrib>SABOORI SHADI</creatorcontrib><creatorcontrib>LISCHTON WALNER DAVID J</creatorcontrib><creatorcontrib>VAN BRANDT ELODIE</creatorcontrib><creatorcontrib>MCCAIN, MICHAEL, N</creatorcontrib><title>Semiconductor power devices having gate dielectric layers with improved breakdown characteristics and methods of forming such devices</title><description>A semiconductor device includes a semiconductor layer structure including silicon carbide, a gate dielectric layer on the semiconductor layer structure, and a gate electrode on the gate dielectric layer opposite the semiconductor layer structure. In some embodiments, a periphery of a portion of the gate dielectric layer below the gate electrode is thicker than a central portion of the gate dielectric layer, and a lower surface of the gate electrode has a recessed outer edge, such as a rounded and/or beveled outer edge. 一种半导体设备包括包含碳化硅的半导体层结构、半导体层结构上的栅极介电层,以及栅极介电层上与半导体层结构相对的栅极电极。在一些实施例中,栅极介电层的位于栅极电极下方的部分的外围比栅极介电层的中心部分厚,并且栅极电极的下表面具有凹进的外边缘,诸如倒圆和/或斜切的外边缘。</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2023</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNjb1Ow0AQBt1QRJB3WB4ACcvKD2UUgahokj7a7H32rWLfWnsXWzxA3hshhZ5qmtHMorodMKhYClcp5jTaDKeASQWZIk-aOuq4gIKihxRXoZ6_4ZlmLZF0GN0mBDo7-BJsTiSRnaXANReVTJwCDSjRQiZrqTUffqv5KvHv9FQ9tNxnLO98rJ4_3o_7zxeMdkIeWZBQTvuvul5t1m_N9nXX_Mf5AZZjTFA</recordid><startdate>20230307</startdate><enddate>20230307</enddate><creator>HULL BRETT</creator><creator>SABOORI SHADI</creator><creator>LISCHTON WALNER DAVID J</creator><creator>VAN BRANDT ELODIE</creator><creator>MCCAIN, MICHAEL, N</creator><scope>EVB</scope></search><sort><creationdate>20230307</creationdate><title>Semiconductor power devices having gate dielectric layers with improved breakdown characteristics and methods of forming such devices</title><author>HULL BRETT ; SABOORI SHADI ; LISCHTON WALNER DAVID J ; VAN BRANDT ELODIE ; MCCAIN, MICHAEL, N</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_CN115769380A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>chi ; eng</language><creationdate>2023</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>HULL BRETT</creatorcontrib><creatorcontrib>SABOORI SHADI</creatorcontrib><creatorcontrib>LISCHTON WALNER DAVID J</creatorcontrib><creatorcontrib>VAN BRANDT ELODIE</creatorcontrib><creatorcontrib>MCCAIN, MICHAEL, N</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>HULL BRETT</au><au>SABOORI SHADI</au><au>LISCHTON WALNER DAVID J</au><au>VAN BRANDT ELODIE</au><au>MCCAIN, MICHAEL, N</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Semiconductor power devices having gate dielectric layers with improved breakdown characteristics and methods of forming such devices</title><date>2023-03-07</date><risdate>2023</risdate><abstract>A semiconductor device includes a semiconductor layer structure including silicon carbide, a gate dielectric layer on the semiconductor layer structure, and a gate electrode on the gate dielectric layer opposite the semiconductor layer structure. In some embodiments, a periphery of a portion of the gate dielectric layer below the gate electrode is thicker than a central portion of the gate dielectric layer, and a lower surface of the gate electrode has a recessed outer edge, such as a rounded and/or beveled outer edge. 一种半导体设备包括包含碳化硅的半导体层结构、半导体层结构上的栅极介电层,以及栅极介电层上与半导体层结构相对的栅极电极。在一些实施例中,栅极介电层的位于栅极电极下方的部分的外围比栅极介电层的中心部分厚,并且栅极电极的下表面具有凹进的外边缘,诸如倒圆和/或斜切的外边缘。</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language chi ; eng
recordid cdi_epo_espacenet_CN115769380A
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
title Semiconductor power devices having gate dielectric layers with improved breakdown characteristics and methods of forming such devices
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-20T00%3A35%3A07IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=HULL%20BRETT&rft.date=2023-03-07&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3ECN115769380A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true