Complete die taps and partial die taps from universal designs

The invention relates to full die taps and partial die taps from universal designs. The invention discloses a chip design method and a set of integrated circuits for tape-out from a universal design database. Regions of a complete instance of the integrated circuit are defined, and one or more split...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: KOSTJANOWSKI, ABRAHAM, GITELMAN, LEONID, HAUTZ HOLGER, BITZATEL, OREN, LEDSHAW JONATHAN MICHAEL, TAMARI ESMAEIL, HEIM DANIEL R, HAMMARLAND PAUL H, NESSEL INGO
Format: Patent
Sprache:chi ; eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator KOSTJANOWSKI, ABRAHAM
GITELMAN, LEONID
HAUTZ HOLGER
BITZATEL, OREN
LEDSHAW JONATHAN MICHAEL
TAMARI ESMAEIL
HEIM DANIEL R
HAMMARLAND PAUL H
NESSEL INGO
description The invention relates to full die taps and partial die taps from universal designs. The invention discloses a chip design method and a set of integrated circuits for tape-out from a universal design database. Regions of a complete instance of the integrated circuit are defined, and one or more split lines are defined to identify portions to be removed for one or more partial instances. Various techniques and mechanisms are defined to allow taping from a generic design database such that the work of taping partial instances other than the work of taping the complete instance can be minimized. 本发明涉及来自通用设计的完整裸片流片和部分裸片流片。本发明公开了一种芯片设计方法以及从通用设计数据库进行流片的一组集成电路。定义了该集成电路的完整实例的区域,并且定义了一条或多条分割线以识别将针对一个或多个部分实例被去除的部分。定义了各种技术和机制以允许从通用设计数据库发生流片,使得可以使除了对该完整实例进行流片的工作以外的对部分实例进行流片的工作最小化。
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_CN115713058A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>CN115713058A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_CN115713058A3</originalsourceid><addsrcrecordid>eNrjZLB1zs8tyEktSVVIyUxVKEksKFZIzEtRKEgsKslMzEEIphXl5yqU5mWWpRYVg8RTizPT84p5GFjTEnOKU3mhNDeDoptriLOHbmpBfnxqcUFicmpeakm8s5-hoam5obGBqYWjMTFqAPgaL-k</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Complete die taps and partial die taps from universal designs</title><source>esp@cenet</source><creator>KOSTJANOWSKI, ABRAHAM ; GITELMAN, LEONID ; HAUTZ HOLGER ; BITZATEL, OREN ; LEDSHAW JONATHAN MICHAEL ; TAMARI ESMAEIL ; HEIM DANIEL R ; HAMMARLAND PAUL H ; NESSEL INGO</creator><creatorcontrib>KOSTJANOWSKI, ABRAHAM ; GITELMAN, LEONID ; HAUTZ HOLGER ; BITZATEL, OREN ; LEDSHAW JONATHAN MICHAEL ; TAMARI ESMAEIL ; HEIM DANIEL R ; HAMMARLAND PAUL H ; NESSEL INGO</creatorcontrib><description>The invention relates to full die taps and partial die taps from universal designs. The invention discloses a chip design method and a set of integrated circuits for tape-out from a universal design database. Regions of a complete instance of the integrated circuit are defined, and one or more split lines are defined to identify portions to be removed for one or more partial instances. Various techniques and mechanisms are defined to allow taping from a generic design database such that the work of taping partial instances other than the work of taping the complete instance can be minimized. 本发明涉及来自通用设计的完整裸片流片和部分裸片流片。本发明公开了一种芯片设计方法以及从通用设计数据库进行流片的一组集成电路。定义了该集成电路的完整实例的区域,并且定义了一条或多条分割线以识别将针对一个或多个部分实例被去除的部分。定义了各种技术和机制以允许从通用设计数据库发生流片,使得可以使除了对该完整实例进行流片的工作以外的对部分实例进行流片的工作最小化。</description><language>chi ; eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>2023</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20230224&amp;DB=EPODOC&amp;CC=CN&amp;NR=115713058A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20230224&amp;DB=EPODOC&amp;CC=CN&amp;NR=115713058A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>KOSTJANOWSKI, ABRAHAM</creatorcontrib><creatorcontrib>GITELMAN, LEONID</creatorcontrib><creatorcontrib>HAUTZ HOLGER</creatorcontrib><creatorcontrib>BITZATEL, OREN</creatorcontrib><creatorcontrib>LEDSHAW JONATHAN MICHAEL</creatorcontrib><creatorcontrib>TAMARI ESMAEIL</creatorcontrib><creatorcontrib>HEIM DANIEL R</creatorcontrib><creatorcontrib>HAMMARLAND PAUL H</creatorcontrib><creatorcontrib>NESSEL INGO</creatorcontrib><title>Complete die taps and partial die taps from universal designs</title><description>The invention relates to full die taps and partial die taps from universal designs. The invention discloses a chip design method and a set of integrated circuits for tape-out from a universal design database. Regions of a complete instance of the integrated circuit are defined, and one or more split lines are defined to identify portions to be removed for one or more partial instances. Various techniques and mechanisms are defined to allow taping from a generic design database such that the work of taping partial instances other than the work of taping the complete instance can be minimized. 本发明涉及来自通用设计的完整裸片流片和部分裸片流片。本发明公开了一种芯片设计方法以及从通用设计数据库进行流片的一组集成电路。定义了该集成电路的完整实例的区域,并且定义了一条或多条分割线以识别将针对一个或多个部分实例被去除的部分。定义了各种技术和机制以允许从通用设计数据库发生流片,使得可以使除了对该完整实例进行流片的工作以外的对部分实例进行流片的工作最小化。</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2023</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZLB1zs8tyEktSVVIyUxVKEksKFZIzEtRKEgsKslMzEEIphXl5yqU5mWWpRYVg8RTizPT84p5GFjTEnOKU3mhNDeDoptriLOHbmpBfnxqcUFicmpeakm8s5-hoam5obGBqYWjMTFqAPgaL-k</recordid><startdate>20230224</startdate><enddate>20230224</enddate><creator>KOSTJANOWSKI, ABRAHAM</creator><creator>GITELMAN, LEONID</creator><creator>HAUTZ HOLGER</creator><creator>BITZATEL, OREN</creator><creator>LEDSHAW JONATHAN MICHAEL</creator><creator>TAMARI ESMAEIL</creator><creator>HEIM DANIEL R</creator><creator>HAMMARLAND PAUL H</creator><creator>NESSEL INGO</creator><scope>EVB</scope></search><sort><creationdate>20230224</creationdate><title>Complete die taps and partial die taps from universal designs</title><author>KOSTJANOWSKI, ABRAHAM ; GITELMAN, LEONID ; HAUTZ HOLGER ; BITZATEL, OREN ; LEDSHAW JONATHAN MICHAEL ; TAMARI ESMAEIL ; HEIM DANIEL R ; HAMMARLAND PAUL H ; NESSEL INGO</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_CN115713058A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>chi ; eng</language><creationdate>2023</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>KOSTJANOWSKI, ABRAHAM</creatorcontrib><creatorcontrib>GITELMAN, LEONID</creatorcontrib><creatorcontrib>HAUTZ HOLGER</creatorcontrib><creatorcontrib>BITZATEL, OREN</creatorcontrib><creatorcontrib>LEDSHAW JONATHAN MICHAEL</creatorcontrib><creatorcontrib>TAMARI ESMAEIL</creatorcontrib><creatorcontrib>HEIM DANIEL R</creatorcontrib><creatorcontrib>HAMMARLAND PAUL H</creatorcontrib><creatorcontrib>NESSEL INGO</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>KOSTJANOWSKI, ABRAHAM</au><au>GITELMAN, LEONID</au><au>HAUTZ HOLGER</au><au>BITZATEL, OREN</au><au>LEDSHAW JONATHAN MICHAEL</au><au>TAMARI ESMAEIL</au><au>HEIM DANIEL R</au><au>HAMMARLAND PAUL H</au><au>NESSEL INGO</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Complete die taps and partial die taps from universal designs</title><date>2023-02-24</date><risdate>2023</risdate><abstract>The invention relates to full die taps and partial die taps from universal designs. The invention discloses a chip design method and a set of integrated circuits for tape-out from a universal design database. Regions of a complete instance of the integrated circuit are defined, and one or more split lines are defined to identify portions to be removed for one or more partial instances. Various techniques and mechanisms are defined to allow taping from a generic design database such that the work of taping partial instances other than the work of taping the complete instance can be minimized. 本发明涉及来自通用设计的完整裸片流片和部分裸片流片。本发明公开了一种芯片设计方法以及从通用设计数据库进行流片的一组集成电路。定义了该集成电路的完整实例的区域,并且定义了一条或多条分割线以识别将针对一个或多个部分实例被去除的部分。定义了各种技术和机制以允许从通用设计数据库发生流片,使得可以使除了对该完整实例进行流片的工作以外的对部分实例进行流片的工作最小化。</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language chi ; eng
recordid cdi_epo_espacenet_CN115713058A
source esp@cenet
subjects CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
title Complete die taps and partial die taps from universal designs
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-20T01%3A37%3A18IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=KOSTJANOWSKI,%20ABRAHAM&rft.date=2023-02-24&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3ECN115713058A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true