Hard mask structure for integrated circuit manufacturing and integrated circuit device manufacturing method

The invention provides a hard mask structure for integrated circuit manufacturing and an integrated circuit device manufacturing method, and relates to the technical field of pattern transfer in the chip manufacturing process. The hard mask structure comprises a first hard mask layer and a second ha...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: HE XIAOBIN, WANG WENWU, GAO JIANFENG, WEI YAYI, YANG TAO, DAI BOWEI, LI JUNJIE
Format: Patent
Sprache:chi ; eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator HE XIAOBIN
WANG WENWU
GAO JIANFENG
WEI YAYI
YANG TAO
DAI BOWEI
LI JUNJIE
description The invention provides a hard mask structure for integrated circuit manufacturing and an integrated circuit device manufacturing method, and relates to the technical field of pattern transfer in the chip manufacturing process. The hard mask structure comprises a first hard mask layer and a second hard mask layer which are stacked from top to bottom, the surface of the first hard mask layer is used for forming precious metal and serves as a pattern transfer sacrificial layer, and the second hard mask layer serves as a protective layer and is used for etching a to-be-transferred pattern material; the first hard mask layer and the second hard mask layer are made of different materials and can resist corrosion of strong oxidizing chemical liquid for removing the noble metal; the second hard mask layer is resistant to corrosion of chemical liquid for removing the first hard mask layer through wet etching, and it is guaranteed that the first hard mask layer has a preset corrosion rate selection ratio. The device ca
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_CN115692179A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>CN115692179A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_CN115692179A3</originalsourceid><addsrcrecordid>eNqNyrEKwjAQANAsDqL-w_kBDlFUOkpROjm5lyO51ND2Ui4Xv18FJ3Fwesubm75B8TBi7iGrFKdFCEISiKzUCSp5cFFcifpaXAK-S-QOkP2v5OkRHX3dkfSe_NLMAg6ZVh8XZn053-pmQ1NqKU_oiEnb-mrt_lBt7bE67f45T2E_Qoc</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Hard mask structure for integrated circuit manufacturing and integrated circuit device manufacturing method</title><source>esp@cenet</source><creator>HE XIAOBIN ; WANG WENWU ; GAO JIANFENG ; WEI YAYI ; YANG TAO ; DAI BOWEI ; LI JUNJIE</creator><creatorcontrib>HE XIAOBIN ; WANG WENWU ; GAO JIANFENG ; WEI YAYI ; YANG TAO ; DAI BOWEI ; LI JUNJIE</creatorcontrib><description>The invention provides a hard mask structure for integrated circuit manufacturing and an integrated circuit device manufacturing method, and relates to the technical field of pattern transfer in the chip manufacturing process. The hard mask structure comprises a first hard mask layer and a second hard mask layer which are stacked from top to bottom, the surface of the first hard mask layer is used for forming precious metal and serves as a pattern transfer sacrificial layer, and the second hard mask layer serves as a protective layer and is used for etching a to-be-transferred pattern material; the first hard mask layer and the second hard mask layer are made of different materials and can resist corrosion of strong oxidizing chemical liquid for removing the noble metal; the second hard mask layer is resistant to corrosion of chemical liquid for removing the first hard mask layer through wet etching, and it is guaranteed that the first hard mask layer has a preset corrosion rate selection ratio. The device ca</description><language>chi ; eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2023</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20230203&amp;DB=EPODOC&amp;CC=CN&amp;NR=115692179A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,777,882,25545,76296</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20230203&amp;DB=EPODOC&amp;CC=CN&amp;NR=115692179A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>HE XIAOBIN</creatorcontrib><creatorcontrib>WANG WENWU</creatorcontrib><creatorcontrib>GAO JIANFENG</creatorcontrib><creatorcontrib>WEI YAYI</creatorcontrib><creatorcontrib>YANG TAO</creatorcontrib><creatorcontrib>DAI BOWEI</creatorcontrib><creatorcontrib>LI JUNJIE</creatorcontrib><title>Hard mask structure for integrated circuit manufacturing and integrated circuit device manufacturing method</title><description>The invention provides a hard mask structure for integrated circuit manufacturing and an integrated circuit device manufacturing method, and relates to the technical field of pattern transfer in the chip manufacturing process. The hard mask structure comprises a first hard mask layer and a second hard mask layer which are stacked from top to bottom, the surface of the first hard mask layer is used for forming precious metal and serves as a pattern transfer sacrificial layer, and the second hard mask layer serves as a protective layer and is used for etching a to-be-transferred pattern material; the first hard mask layer and the second hard mask layer are made of different materials and can resist corrosion of strong oxidizing chemical liquid for removing the noble metal; the second hard mask layer is resistant to corrosion of chemical liquid for removing the first hard mask layer through wet etching, and it is guaranteed that the first hard mask layer has a preset corrosion rate selection ratio. The device ca</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2023</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNyrEKwjAQANAsDqL-w_kBDlFUOkpROjm5lyO51ND2Ui4Xv18FJ3Fwesubm75B8TBi7iGrFKdFCEISiKzUCSp5cFFcifpaXAK-S-QOkP2v5OkRHX3dkfSe_NLMAg6ZVh8XZn053-pmQ1NqKU_oiEnb-mrt_lBt7bE67f45T2E_Qoc</recordid><startdate>20230203</startdate><enddate>20230203</enddate><creator>HE XIAOBIN</creator><creator>WANG WENWU</creator><creator>GAO JIANFENG</creator><creator>WEI YAYI</creator><creator>YANG TAO</creator><creator>DAI BOWEI</creator><creator>LI JUNJIE</creator><scope>EVB</scope></search><sort><creationdate>20230203</creationdate><title>Hard mask structure for integrated circuit manufacturing and integrated circuit device manufacturing method</title><author>HE XIAOBIN ; WANG WENWU ; GAO JIANFENG ; WEI YAYI ; YANG TAO ; DAI BOWEI ; LI JUNJIE</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_CN115692179A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>chi ; eng</language><creationdate>2023</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>HE XIAOBIN</creatorcontrib><creatorcontrib>WANG WENWU</creatorcontrib><creatorcontrib>GAO JIANFENG</creatorcontrib><creatorcontrib>WEI YAYI</creatorcontrib><creatorcontrib>YANG TAO</creatorcontrib><creatorcontrib>DAI BOWEI</creatorcontrib><creatorcontrib>LI JUNJIE</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>HE XIAOBIN</au><au>WANG WENWU</au><au>GAO JIANFENG</au><au>WEI YAYI</au><au>YANG TAO</au><au>DAI BOWEI</au><au>LI JUNJIE</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Hard mask structure for integrated circuit manufacturing and integrated circuit device manufacturing method</title><date>2023-02-03</date><risdate>2023</risdate><abstract>The invention provides a hard mask structure for integrated circuit manufacturing and an integrated circuit device manufacturing method, and relates to the technical field of pattern transfer in the chip manufacturing process. The hard mask structure comprises a first hard mask layer and a second hard mask layer which are stacked from top to bottom, the surface of the first hard mask layer is used for forming precious metal and serves as a pattern transfer sacrificial layer, and the second hard mask layer serves as a protective layer and is used for etching a to-be-transferred pattern material; the first hard mask layer and the second hard mask layer are made of different materials and can resist corrosion of strong oxidizing chemical liquid for removing the noble metal; the second hard mask layer is resistant to corrosion of chemical liquid for removing the first hard mask layer through wet etching, and it is guaranteed that the first hard mask layer has a preset corrosion rate selection ratio. The device ca</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language chi ; eng
recordid cdi_epo_espacenet_CN115692179A
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
title Hard mask structure for integrated circuit manufacturing and integrated circuit device manufacturing method
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-21T01%3A20%3A27IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=HE%20XIAOBIN&rft.date=2023-02-03&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3ECN115692179A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true