Manufacturing method of structure and structure
A method of fabricating a structure presented includes obtaining or producing a functional electronic assembly including at least a first substrate, at least one electronic component on the first substrate, and at least one connection portion; disposing the functional electronic assembly on a first...
Gespeichert in:
Hauptverfasser: | , , , , , , , |
---|---|
Format: | Patent |
Sprache: | chi ; eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | |
---|---|
container_issue | |
container_start_page | |
container_title | |
container_volume | |
creator | PANI, MIKA RAUTIO, TAPIO KAANA MIKALA HEIKKINEN MIKKO JUVANI JOANNA SO-ANTTILA MARKO SIMURA TOMMI RUSANEN OUTI |
description | A method of fabricating a structure presented includes obtaining or producing a functional electronic assembly including at least a first substrate, at least one electronic component on the first substrate, and at least one connection portion; disposing the functional electronic assembly on a first substrate film, wherein the functional electronic assembly is connected to the first substrate film via the at least one connection portion; and disposing a first material to at least partially embed the at least one electronic component into the first material. The first base film is adapted to include a recess defining a volume, and the at least one electronic component is at least partially disposed in the volume.
所呈现之制造结构之方法包含:获得或生产功能性电子总成,该功能性电子总成包含至少第一基底、在该第一基底上之至少一个电子组件、及至少一个连接部分;将该功能性电子总成设置于第一基底薄膜上,其中该功能性电子总成经由该至少一个连接部分连接至该第一基底薄膜;及设置第一材料以将该至少一个电子组件至少部分地嵌入至该第一材料中。该第一基底薄膜经调适以包含限定体积之凹部,且该至少一个电子组件至少部分配置于该体积中。 |
format | Patent |
fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_CN115669240A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>CN115669240A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_CN115669240A3</originalsourceid><addsrcrecordid>eNrjZND3TcwrTUtMLiktysxLV8hNLcnIT1HIT1MoLikqBYmmKiTmpSB4PAysaYk5xam8UJqbQdHNNcTZQze1ID8-tbggMTk1L7Uk3tnP0NDUzMzSyMTA0ZgYNQBpRCt5</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Manufacturing method of structure and structure</title><source>esp@cenet</source><creator>PANI, MIKA ; RAUTIO, TAPIO ; KAANA MIKALA ; HEIKKINEN MIKKO ; JUVANI JOANNA ; SO-ANTTILA MARKO ; SIMURA TOMMI ; RUSANEN OUTI</creator><creatorcontrib>PANI, MIKA ; RAUTIO, TAPIO ; KAANA MIKALA ; HEIKKINEN MIKKO ; JUVANI JOANNA ; SO-ANTTILA MARKO ; SIMURA TOMMI ; RUSANEN OUTI</creatorcontrib><description>A method of fabricating a structure presented includes obtaining or producing a functional electronic assembly including at least a first substrate, at least one electronic component on the first substrate, and at least one connection portion; disposing the functional electronic assembly on a first substrate film, wherein the functional electronic assembly is connected to the first substrate film via the at least one connection portion; and disposing a first material to at least partially embed the at least one electronic component into the first material. The first base film is adapted to include a recess defining a volume, and the at least one electronic component is at least partially disposed in the volume.
所呈现之制造结构之方法包含:获得或生产功能性电子总成,该功能性电子总成包含至少第一基底、在该第一基底上之至少一个电子组件、及至少一个连接部分;将该功能性电子总成设置于第一基底薄膜上,其中该功能性电子总成经由该至少一个连接部分连接至该第一基底薄膜;及设置第一材料以将该至少一个电子组件至少部分地嵌入至该第一材料中。该第一基底薄膜经调适以包含限定体积之凹部,且该至少一个电子组件至少部分配置于该体积中。</description><language>chi ; eng</language><subject>CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS ; ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS ; PRINTED CIRCUITS</subject><creationdate>2023</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20230131&DB=EPODOC&CC=CN&NR=115669240A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25563,76318</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20230131&DB=EPODOC&CC=CN&NR=115669240A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>PANI, MIKA</creatorcontrib><creatorcontrib>RAUTIO, TAPIO</creatorcontrib><creatorcontrib>KAANA MIKALA</creatorcontrib><creatorcontrib>HEIKKINEN MIKKO</creatorcontrib><creatorcontrib>JUVANI JOANNA</creatorcontrib><creatorcontrib>SO-ANTTILA MARKO</creatorcontrib><creatorcontrib>SIMURA TOMMI</creatorcontrib><creatorcontrib>RUSANEN OUTI</creatorcontrib><title>Manufacturing method of structure and structure</title><description>A method of fabricating a structure presented includes obtaining or producing a functional electronic assembly including at least a first substrate, at least one electronic component on the first substrate, and at least one connection portion; disposing the functional electronic assembly on a first substrate film, wherein the functional electronic assembly is connected to the first substrate film via the at least one connection portion; and disposing a first material to at least partially embed the at least one electronic component into the first material. The first base film is adapted to include a recess defining a volume, and the at least one electronic component is at least partially disposed in the volume.
所呈现之制造结构之方法包含:获得或生产功能性电子总成,该功能性电子总成包含至少第一基底、在该第一基底上之至少一个电子组件、及至少一个连接部分;将该功能性电子总成设置于第一基底薄膜上,其中该功能性电子总成经由该至少一个连接部分连接至该第一基底薄膜;及设置第一材料以将该至少一个电子组件至少部分地嵌入至该第一材料中。该第一基底薄膜经调适以包含限定体积之凹部,且该至少一个电子组件至少部分配置于该体积中。</description><subject>CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS</subject><subject>ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS</subject><subject>PRINTED CIRCUITS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2023</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZND3TcwrTUtMLiktysxLV8hNLcnIT1HIT1MoLikqBYmmKiTmpSB4PAysaYk5xam8UJqbQdHNNcTZQze1ID8-tbggMTk1L7Uk3tnP0NDUzMzSyMTA0ZgYNQBpRCt5</recordid><startdate>20230131</startdate><enddate>20230131</enddate><creator>PANI, MIKA</creator><creator>RAUTIO, TAPIO</creator><creator>KAANA MIKALA</creator><creator>HEIKKINEN MIKKO</creator><creator>JUVANI JOANNA</creator><creator>SO-ANTTILA MARKO</creator><creator>SIMURA TOMMI</creator><creator>RUSANEN OUTI</creator><scope>EVB</scope></search><sort><creationdate>20230131</creationdate><title>Manufacturing method of structure and structure</title><author>PANI, MIKA ; RAUTIO, TAPIO ; KAANA MIKALA ; HEIKKINEN MIKKO ; JUVANI JOANNA ; SO-ANTTILA MARKO ; SIMURA TOMMI ; RUSANEN OUTI</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_CN115669240A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>chi ; eng</language><creationdate>2023</creationdate><topic>CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS</topic><topic>ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS</topic><topic>PRINTED CIRCUITS</topic><toplevel>online_resources</toplevel><creatorcontrib>PANI, MIKA</creatorcontrib><creatorcontrib>RAUTIO, TAPIO</creatorcontrib><creatorcontrib>KAANA MIKALA</creatorcontrib><creatorcontrib>HEIKKINEN MIKKO</creatorcontrib><creatorcontrib>JUVANI JOANNA</creatorcontrib><creatorcontrib>SO-ANTTILA MARKO</creatorcontrib><creatorcontrib>SIMURA TOMMI</creatorcontrib><creatorcontrib>RUSANEN OUTI</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>PANI, MIKA</au><au>RAUTIO, TAPIO</au><au>KAANA MIKALA</au><au>HEIKKINEN MIKKO</au><au>JUVANI JOANNA</au><au>SO-ANTTILA MARKO</au><au>SIMURA TOMMI</au><au>RUSANEN OUTI</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Manufacturing method of structure and structure</title><date>2023-01-31</date><risdate>2023</risdate><abstract>A method of fabricating a structure presented includes obtaining or producing a functional electronic assembly including at least a first substrate, at least one electronic component on the first substrate, and at least one connection portion; disposing the functional electronic assembly on a first substrate film, wherein the functional electronic assembly is connected to the first substrate film via the at least one connection portion; and disposing a first material to at least partially embed the at least one electronic component into the first material. The first base film is adapted to include a recess defining a volume, and the at least one electronic component is at least partially disposed in the volume.
所呈现之制造结构之方法包含:获得或生产功能性电子总成,该功能性电子总成包含至少第一基底、在该第一基底上之至少一个电子组件、及至少一个连接部分;将该功能性电子总成设置于第一基底薄膜上,其中该功能性电子总成经由该至少一个连接部分连接至该第一基底薄膜;及设置第一材料以将该至少一个电子组件至少部分地嵌入至该第一材料中。该第一基底薄膜经调适以包含限定体积之凹部,且该至少一个电子组件至少部分配置于该体积中。</abstract><oa>free_for_read</oa></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | |
ispartof | |
issn | |
language | chi ; eng |
recordid | cdi_epo_espacenet_CN115669240A |
source | esp@cenet |
subjects | CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR ELECTRICITY MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS PRINTED CIRCUITS |
title | Manufacturing method of structure and structure |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-10T23%3A03%3A20IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=PANI,%20MIKA&rft.date=2023-01-31&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3ECN115669240A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |