Logic processing device and method for switching signals of three-level inverter circuit
The embodiment of the invention provides a logic processing device and method for switching signals of a three-level inverter circuit, and belongs to the technical field of three-level inverter circuits. The device comprises a microprocessor used for sending a first two-dimensional vector to an inne...
Gespeichert in:
| Hauptverfasser: | , , |
|---|---|
| Format: | Patent |
| Sprache: | chi ; eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | KANG SHAOFENG SHEN BIHUI WEI QING |
| description | The embodiment of the invention provides a logic processing device and method for switching signals of a three-level inverter circuit, and belongs to the technical field of three-level inverter circuits. The device comprises a microprocessor used for sending a first two-dimensional vector to an inner and outer tube switching sequence logic processing unit; the inner and outer tube switching sequence logic processing unit is used for adjusting the jumped first two-dimensional vector according to inner and outer tube switching logic to obtain a second two-dimensional vector if the first two-dimensional vector jumps; the narrow pulse logic processing unit is used for adjusting the second two-dimensional vector according to narrow pulse logic to obtain a third two-dimensional vector; and the decoding and dead-zone logic processing unit is used for adjusting the jumped third two-dimensional vector according to dead-zone logic to obtain an adjusted third two-dimensional vector if the third two-dimensional vector ju |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_CN115566882A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>CN115566882A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_CN115566882A3</originalsourceid><addsrcrecordid>eNqNyrEKwjAURuEsDqK-w_UBOlRp6SpFcRAnB7cSbv60F2oSkhhfXwUfwOkM51uq-8WPwhSiZ6QkbiSDIgzSztADefKGrI-UXpJ5-v4ko9NzIm8pTxGoZhTMJK4gZkRiifyUvFYL-2HY_LpS29Px1p8rBD8gBc1wyEN_reumaduu2x32_5g3uN46ng</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Logic processing device and method for switching signals of three-level inverter circuit</title><source>esp@cenet</source><creator>KANG SHAOFENG ; SHEN BIHUI ; WEI QING</creator><creatorcontrib>KANG SHAOFENG ; SHEN BIHUI ; WEI QING</creatorcontrib><description>The embodiment of the invention provides a logic processing device and method for switching signals of a three-level inverter circuit, and belongs to the technical field of three-level inverter circuits. The device comprises a microprocessor used for sending a first two-dimensional vector to an inner and outer tube switching sequence logic processing unit; the inner and outer tube switching sequence logic processing unit is used for adjusting the jumped first two-dimensional vector according to inner and outer tube switching logic to obtain a second two-dimensional vector if the first two-dimensional vector jumps; the narrow pulse logic processing unit is used for adjusting the second two-dimensional vector according to narrow pulse logic to obtain a third two-dimensional vector; and the decoding and dead-zone logic processing unit is used for adjusting the jumped third two-dimensional vector according to dead-zone logic to obtain an adjusted third two-dimensional vector if the third two-dimensional vector ju</description><language>chi ; eng</language><subject>APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC,OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWERSUPPLY SYSTEMS ; CONTROL OR REGULATION THEREOF ; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUTPOWER ; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER ; ELECTRICITY ; GENERATION</subject><creationdate>2023</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20230103&DB=EPODOC&CC=CN&NR=115566882A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20230103&DB=EPODOC&CC=CN&NR=115566882A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>KANG SHAOFENG</creatorcontrib><creatorcontrib>SHEN BIHUI</creatorcontrib><creatorcontrib>WEI QING</creatorcontrib><title>Logic processing device and method for switching signals of three-level inverter circuit</title><description>The embodiment of the invention provides a logic processing device and method for switching signals of a three-level inverter circuit, and belongs to the technical field of three-level inverter circuits. The device comprises a microprocessor used for sending a first two-dimensional vector to an inner and outer tube switching sequence logic processing unit; the inner and outer tube switching sequence logic processing unit is used for adjusting the jumped first two-dimensional vector according to inner and outer tube switching logic to obtain a second two-dimensional vector if the first two-dimensional vector jumps; the narrow pulse logic processing unit is used for adjusting the second two-dimensional vector according to narrow pulse logic to obtain a third two-dimensional vector; and the decoding and dead-zone logic processing unit is used for adjusting the jumped third two-dimensional vector according to dead-zone logic to obtain an adjusted third two-dimensional vector if the third two-dimensional vector ju</description><subject>APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC,OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWERSUPPLY SYSTEMS</subject><subject>CONTROL OR REGULATION THEREOF</subject><subject>CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUTPOWER</subject><subject>CONVERSION OR DISTRIBUTION OF ELECTRIC POWER</subject><subject>ELECTRICITY</subject><subject>GENERATION</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2023</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNyrEKwjAURuEsDqK-w_UBOlRp6SpFcRAnB7cSbv60F2oSkhhfXwUfwOkM51uq-8WPwhSiZ6QkbiSDIgzSztADefKGrI-UXpJ5-v4ko9NzIm8pTxGoZhTMJK4gZkRiifyUvFYL-2HY_LpS29Px1p8rBD8gBc1wyEN_reumaduu2x32_5g3uN46ng</recordid><startdate>20230103</startdate><enddate>20230103</enddate><creator>KANG SHAOFENG</creator><creator>SHEN BIHUI</creator><creator>WEI QING</creator><scope>EVB</scope></search><sort><creationdate>20230103</creationdate><title>Logic processing device and method for switching signals of three-level inverter circuit</title><author>KANG SHAOFENG ; SHEN BIHUI ; WEI QING</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_CN115566882A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>chi ; eng</language><creationdate>2023</creationdate><topic>APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC,OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWERSUPPLY SYSTEMS</topic><topic>CONTROL OR REGULATION THEREOF</topic><topic>CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUTPOWER</topic><topic>CONVERSION OR DISTRIBUTION OF ELECTRIC POWER</topic><topic>ELECTRICITY</topic><topic>GENERATION</topic><toplevel>online_resources</toplevel><creatorcontrib>KANG SHAOFENG</creatorcontrib><creatorcontrib>SHEN BIHUI</creatorcontrib><creatorcontrib>WEI QING</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>KANG SHAOFENG</au><au>SHEN BIHUI</au><au>WEI QING</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Logic processing device and method for switching signals of three-level inverter circuit</title><date>2023-01-03</date><risdate>2023</risdate><abstract>The embodiment of the invention provides a logic processing device and method for switching signals of a three-level inverter circuit, and belongs to the technical field of three-level inverter circuits. The device comprises a microprocessor used for sending a first two-dimensional vector to an inner and outer tube switching sequence logic processing unit; the inner and outer tube switching sequence logic processing unit is used for adjusting the jumped first two-dimensional vector according to inner and outer tube switching logic to obtain a second two-dimensional vector if the first two-dimensional vector jumps; the narrow pulse logic processing unit is used for adjusting the second two-dimensional vector according to narrow pulse logic to obtain a third two-dimensional vector; and the decoding and dead-zone logic processing unit is used for adjusting the jumped third two-dimensional vector according to dead-zone logic to obtain an adjusted third two-dimensional vector if the third two-dimensional vector ju</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | chi ; eng |
| recordid | cdi_epo_espacenet_CN115566882A |
| source | esp@cenet |
| subjects | APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC,OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWERSUPPLY SYSTEMS CONTROL OR REGULATION THEREOF CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUTPOWER CONVERSION OR DISTRIBUTION OF ELECTRIC POWER ELECTRICITY GENERATION |
| title | Logic processing device and method for switching signals of three-level inverter circuit |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-20T12%3A15%3A27IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=KANG%20SHAOFENG&rft.date=2023-01-03&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3ECN115566882A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |