Semiconductor structure and preparation method thereof, three-dimensional memory and storage system

The invention provides a semiconductor structure and a preparation method thereof, a three-dimensional memory and a storage system, relates to the technical field of semiconductor chips, and aims to improve the manufacturing precision of a plurality of CT holes so as to improve the conductivity of c...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
1. Verfasser: WEI YUNONG
Format: Patent
Sprache:chi ; eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator WEI YUNONG
description The invention provides a semiconductor structure and a preparation method thereof, a three-dimensional memory and a storage system, relates to the technical field of semiconductor chips, and aims to improve the manufacturing precision of a plurality of CT holes so as to improve the conductivity of contact parts in the plurality of CT holes. The semiconductor structure includes a stacked structure, a plurality of contact portions, and a dummy fill portion. The stacked structure comprises a plurality of gate layers and a plurality of first dielectric layers which are alternately stacked. The stacked structure has a memory region and a connection region. The plurality of contact parts are arranged in the connection area. And the contact part extends from the upper surface of the stacked structure to a target gate layer in the multiple gate layers and is connected with the target gate layer. The virtual filling part is arranged on one side, far away from the storage area, of the plurality of contact parts, and th
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_CN115346995A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>CN115346995A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_CN115346995A3</originalsourceid><addsrcrecordid>eNqNjLEKwkAQRNNYiPoPZ2-KoBFSSlCsbLQPx93EBHK3x-6myN97iB9gNQ_mzawL90QYHUU_OyU2opxhZhgbvUmMZNnqSNEE6EDe6AAG9YcMDJR-DIiSeztlIxAv36HkL_uGkUUUYVusejsJdr_cFPvb9dXeSyTqIMk6RGjXPqqqPp7OTVNfjv84Hz9RP6A</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Semiconductor structure and preparation method thereof, three-dimensional memory and storage system</title><source>esp@cenet</source><creator>WEI YUNONG</creator><creatorcontrib>WEI YUNONG</creatorcontrib><description>The invention provides a semiconductor structure and a preparation method thereof, a three-dimensional memory and a storage system, relates to the technical field of semiconductor chips, and aims to improve the manufacturing precision of a plurality of CT holes so as to improve the conductivity of contact parts in the plurality of CT holes. The semiconductor structure includes a stacked structure, a plurality of contact portions, and a dummy fill portion. The stacked structure comprises a plurality of gate layers and a plurality of first dielectric layers which are alternately stacked. The stacked structure has a memory region and a connection region. The plurality of contact parts are arranged in the connection area. And the contact part extends from the upper surface of the stacked structure to a target gate layer in the multiple gate layers and is connected with the target gate layer. The virtual filling part is arranged on one side, far away from the storage area, of the plurality of contact parts, and th</description><language>chi ; eng</language><subject>ELECTRICITY</subject><creationdate>2022</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20221115&amp;DB=EPODOC&amp;CC=CN&amp;NR=115346995A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25555,76308</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20221115&amp;DB=EPODOC&amp;CC=CN&amp;NR=115346995A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>WEI YUNONG</creatorcontrib><title>Semiconductor structure and preparation method thereof, three-dimensional memory and storage system</title><description>The invention provides a semiconductor structure and a preparation method thereof, a three-dimensional memory and a storage system, relates to the technical field of semiconductor chips, and aims to improve the manufacturing precision of a plurality of CT holes so as to improve the conductivity of contact parts in the plurality of CT holes. The semiconductor structure includes a stacked structure, a plurality of contact portions, and a dummy fill portion. The stacked structure comprises a plurality of gate layers and a plurality of first dielectric layers which are alternately stacked. The stacked structure has a memory region and a connection region. The plurality of contact parts are arranged in the connection area. And the contact part extends from the upper surface of the stacked structure to a target gate layer in the multiple gate layers and is connected with the target gate layer. The virtual filling part is arranged on one side, far away from the storage area, of the plurality of contact parts, and th</description><subject>ELECTRICITY</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2022</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNjLEKwkAQRNNYiPoPZ2-KoBFSSlCsbLQPx93EBHK3x-6myN97iB9gNQ_mzawL90QYHUU_OyU2opxhZhgbvUmMZNnqSNEE6EDe6AAG9YcMDJR-DIiSeztlIxAv36HkL_uGkUUUYVusejsJdr_cFPvb9dXeSyTqIMk6RGjXPqqqPp7OTVNfjv84Hz9RP6A</recordid><startdate>20221115</startdate><enddate>20221115</enddate><creator>WEI YUNONG</creator><scope>EVB</scope></search><sort><creationdate>20221115</creationdate><title>Semiconductor structure and preparation method thereof, three-dimensional memory and storage system</title><author>WEI YUNONG</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_CN115346995A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>chi ; eng</language><creationdate>2022</creationdate><topic>ELECTRICITY</topic><toplevel>online_resources</toplevel><creatorcontrib>WEI YUNONG</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>WEI YUNONG</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Semiconductor structure and preparation method thereof, three-dimensional memory and storage system</title><date>2022-11-15</date><risdate>2022</risdate><abstract>The invention provides a semiconductor structure and a preparation method thereof, a three-dimensional memory and a storage system, relates to the technical field of semiconductor chips, and aims to improve the manufacturing precision of a plurality of CT holes so as to improve the conductivity of contact parts in the plurality of CT holes. The semiconductor structure includes a stacked structure, a plurality of contact portions, and a dummy fill portion. The stacked structure comprises a plurality of gate layers and a plurality of first dielectric layers which are alternately stacked. The stacked structure has a memory region and a connection region. The plurality of contact parts are arranged in the connection area. And the contact part extends from the upper surface of the stacked structure to a target gate layer in the multiple gate layers and is connected with the target gate layer. The virtual filling part is arranged on one side, far away from the storage area, of the plurality of contact parts, and th</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language chi ; eng
recordid cdi_epo_espacenet_CN115346995A
source esp@cenet
subjects ELECTRICITY
title Semiconductor structure and preparation method thereof, three-dimensional memory and storage system
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-15T02%3A12%3A12IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=WEI%20YUNONG&rft.date=2022-11-15&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3ECN115346995A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true