Compiling method and device

The embodiment of the invention discloses a compiling method and device, relates to the field of electronic equipment, and aims to reduce invalid overhead caused by optimization processing of a function by an invalid optimization plug-in. On the premise that the optimization effect is not degraded,...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: PENG ZHUOLI, LI WENTAO, QIU YU, JI KECHENG
Format: Patent
Sprache:chi ; eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator PENG ZHUOLI
LI WENTAO
QIU YU
JI KECHENG
description The embodiment of the invention discloses a compiling method and device, relates to the field of electronic equipment, and aims to reduce invalid overhead caused by optimization processing of a function by an invalid optimization plug-in. On the premise that the optimization effect is not degraded, the optimization time consumption can be remarkably shortened, and the optimization and compiling efficiency is improved. The specific scheme is as follows: reading a to-be-compiled code; and obtaining software characteristics of the to-be-compiled code. The software feature is used for identifying the to-be-compiled code. According to the software features, an optimized plug-in combination matched with the to-be-compiled code is determined, and the number of plug-ins in the optimized plug-in combination is smaller than the number of plug-ins in the optimized plug-in combination of a preset fixed combination. And performing optimization processing on the to-be-compiled code according to the matched optimization plu
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_CN115268921A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>CN115268921A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_CN115268921A3</originalsourceid><addsrcrecordid>eNrjZJB2zs8tyMzJzEtXyE0tychPUUjMS1FISS3LTE7lYWBNS8wpTuWF0twMim6uIc4euqkF-fGpxQWJyal5qSXxzn6GhqZGZhaWRoaOxsSoAQBhCiMu</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Compiling method and device</title><source>esp@cenet</source><creator>PENG ZHUOLI ; LI WENTAO ; QIU YU ; JI KECHENG</creator><creatorcontrib>PENG ZHUOLI ; LI WENTAO ; QIU YU ; JI KECHENG</creatorcontrib><description>The embodiment of the invention discloses a compiling method and device, relates to the field of electronic equipment, and aims to reduce invalid overhead caused by optimization processing of a function by an invalid optimization plug-in. On the premise that the optimization effect is not degraded, the optimization time consumption can be remarkably shortened, and the optimization and compiling efficiency is improved. The specific scheme is as follows: reading a to-be-compiled code; and obtaining software characteristics of the to-be-compiled code. The software feature is used for identifying the to-be-compiled code. According to the software features, an optimized plug-in combination matched with the to-be-compiled code is determined, and the number of plug-ins in the optimized plug-in combination is smaller than the number of plug-ins in the optimized plug-in combination of a preset fixed combination. And performing optimization processing on the to-be-compiled code according to the matched optimization plu</description><language>chi ; eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>2022</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20221101&amp;DB=EPODOC&amp;CC=CN&amp;NR=115268921A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76290</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20221101&amp;DB=EPODOC&amp;CC=CN&amp;NR=115268921A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>PENG ZHUOLI</creatorcontrib><creatorcontrib>LI WENTAO</creatorcontrib><creatorcontrib>QIU YU</creatorcontrib><creatorcontrib>JI KECHENG</creatorcontrib><title>Compiling method and device</title><description>The embodiment of the invention discloses a compiling method and device, relates to the field of electronic equipment, and aims to reduce invalid overhead caused by optimization processing of a function by an invalid optimization plug-in. On the premise that the optimization effect is not degraded, the optimization time consumption can be remarkably shortened, and the optimization and compiling efficiency is improved. The specific scheme is as follows: reading a to-be-compiled code; and obtaining software characteristics of the to-be-compiled code. The software feature is used for identifying the to-be-compiled code. According to the software features, an optimized plug-in combination matched with the to-be-compiled code is determined, and the number of plug-ins in the optimized plug-in combination is smaller than the number of plug-ins in the optimized plug-in combination of a preset fixed combination. And performing optimization processing on the to-be-compiled code according to the matched optimization plu</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2022</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZJB2zs8tyMzJzEtXyE0tychPUUjMS1FISS3LTE7lYWBNS8wpTuWF0twMim6uIc4euqkF-fGpxQWJyal5qSXxzn6GhqZGZhaWRoaOxsSoAQBhCiMu</recordid><startdate>20221101</startdate><enddate>20221101</enddate><creator>PENG ZHUOLI</creator><creator>LI WENTAO</creator><creator>QIU YU</creator><creator>JI KECHENG</creator><scope>EVB</scope></search><sort><creationdate>20221101</creationdate><title>Compiling method and device</title><author>PENG ZHUOLI ; LI WENTAO ; QIU YU ; JI KECHENG</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_CN115268921A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>chi ; eng</language><creationdate>2022</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>PENG ZHUOLI</creatorcontrib><creatorcontrib>LI WENTAO</creatorcontrib><creatorcontrib>QIU YU</creatorcontrib><creatorcontrib>JI KECHENG</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>PENG ZHUOLI</au><au>LI WENTAO</au><au>QIU YU</au><au>JI KECHENG</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Compiling method and device</title><date>2022-11-01</date><risdate>2022</risdate><abstract>The embodiment of the invention discloses a compiling method and device, relates to the field of electronic equipment, and aims to reduce invalid overhead caused by optimization processing of a function by an invalid optimization plug-in. On the premise that the optimization effect is not degraded, the optimization time consumption can be remarkably shortened, and the optimization and compiling efficiency is improved. The specific scheme is as follows: reading a to-be-compiled code; and obtaining software characteristics of the to-be-compiled code. The software feature is used for identifying the to-be-compiled code. According to the software features, an optimized plug-in combination matched with the to-be-compiled code is determined, and the number of plug-ins in the optimized plug-in combination is smaller than the number of plug-ins in the optimized plug-in combination of a preset fixed combination. And performing optimization processing on the to-be-compiled code according to the matched optimization plu</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language chi ; eng
recordid cdi_epo_espacenet_CN115268921A
source esp@cenet
subjects CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
title Compiling method and device
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-02T01%3A19%3A52IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=PENG%20ZHUOLI&rft.date=2022-11-01&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3ECN115268921A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true