Method for manufacturing gate oxide layer of novel SiC MOSFET (Metal Oxide Semiconductor Field Effect Transistor) device

The invention discloses a method for manufacturing a gate oxide layer of a novel SiC MOSFET (Metal-Oxide-Semiconductor Field Effect Transistor) device. The method comprises the following steps: forming an N + silicon carbide substrate; the P well regions are symmetrically arranged on two sides of th...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: WANG LEI, GAN XINHUI, ZHU JIACONG, ZHANG JIANGUO, JI JIANXIN, ZHANG WEIMIN
Format: Patent
Sprache:chi ; eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator WANG LEI
GAN XINHUI
ZHU JIACONG
ZHANG JIANGUO
JI JIANXIN
ZHANG WEIMIN
description The invention discloses a method for manufacturing a gate oxide layer of a novel SiC MOSFET (Metal-Oxide-Semiconductor Field Effect Transistor) device. The method comprises the following steps: forming an N + silicon carbide substrate; the P well regions are symmetrically arranged on two sides of the front surface of the N + silicon carbide substrate; the N + ion implantation region is arranged in the P well region; the nitrogen atom pre-injection layer is arranged on the N + silicon carbide substrate, the P well region and the N + ion injection region; and the gate oxide layer is arranged on the nitrogen atom pre-injection layer. According to the method, the nitrogen atoms are pre-injected before the gate oxide layer is oxidized, and high-temperature annealing is carried out after deposition of the gate oxide layer is completed, so that the nitrogen atoms fill C lattice vacancies in the oxidation process, the interface state density of SiC and SiO2 is reduced, the quality of the gate oxide layer is improved,
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_CN115148583A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>CN115148583A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_CN115148583A3</originalsourceid><addsrcrecordid>eNqNjLEOgjAURVkcjPoPz00HB4ImrIZAXJABdvLSvuJLSkvaQvDvbYwf4HSTm3PONllrCi8rQVkHI5pZoQizYzPAgIHAriwJNL7JgVVg7EIaWi6gbtqq7OAUddTQfLGWRhbWyFmEWKuYtIRSKRIBOofGs4__GSQtLGifbBRqT4ff7pJjDBaPC022Jz-hIEOhL55pekuv-S3P7tk_zAfAkESW</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Method for manufacturing gate oxide layer of novel SiC MOSFET (Metal Oxide Semiconductor Field Effect Transistor) device</title><source>esp@cenet</source><creator>WANG LEI ; GAN XINHUI ; ZHU JIACONG ; ZHANG JIANGUO ; JI JIANXIN ; ZHANG WEIMIN</creator><creatorcontrib>WANG LEI ; GAN XINHUI ; ZHU JIACONG ; ZHANG JIANGUO ; JI JIANXIN ; ZHANG WEIMIN</creatorcontrib><description>The invention discloses a method for manufacturing a gate oxide layer of a novel SiC MOSFET (Metal-Oxide-Semiconductor Field Effect Transistor) device. The method comprises the following steps: forming an N + silicon carbide substrate; the P well regions are symmetrically arranged on two sides of the front surface of the N + silicon carbide substrate; the N + ion implantation region is arranged in the P well region; the nitrogen atom pre-injection layer is arranged on the N + silicon carbide substrate, the P well region and the N + ion injection region; and the gate oxide layer is arranged on the nitrogen atom pre-injection layer. According to the method, the nitrogen atoms are pre-injected before the gate oxide layer is oxidized, and high-temperature annealing is carried out after deposition of the gate oxide layer is completed, so that the nitrogen atoms fill C lattice vacancies in the oxidation process, the interface state density of SiC and SiO2 is reduced, the quality of the gate oxide layer is improved,</description><language>chi ; eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2022</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20221004&amp;DB=EPODOC&amp;CC=CN&amp;NR=115148583A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20221004&amp;DB=EPODOC&amp;CC=CN&amp;NR=115148583A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>WANG LEI</creatorcontrib><creatorcontrib>GAN XINHUI</creatorcontrib><creatorcontrib>ZHU JIACONG</creatorcontrib><creatorcontrib>ZHANG JIANGUO</creatorcontrib><creatorcontrib>JI JIANXIN</creatorcontrib><creatorcontrib>ZHANG WEIMIN</creatorcontrib><title>Method for manufacturing gate oxide layer of novel SiC MOSFET (Metal Oxide Semiconductor Field Effect Transistor) device</title><description>The invention discloses a method for manufacturing a gate oxide layer of a novel SiC MOSFET (Metal-Oxide-Semiconductor Field Effect Transistor) device. The method comprises the following steps: forming an N + silicon carbide substrate; the P well regions are symmetrically arranged on two sides of the front surface of the N + silicon carbide substrate; the N + ion implantation region is arranged in the P well region; the nitrogen atom pre-injection layer is arranged on the N + silicon carbide substrate, the P well region and the N + ion injection region; and the gate oxide layer is arranged on the nitrogen atom pre-injection layer. According to the method, the nitrogen atoms are pre-injected before the gate oxide layer is oxidized, and high-temperature annealing is carried out after deposition of the gate oxide layer is completed, so that the nitrogen atoms fill C lattice vacancies in the oxidation process, the interface state density of SiC and SiO2 is reduced, the quality of the gate oxide layer is improved,</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2022</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNjLEOgjAURVkcjPoPz00HB4ImrIZAXJABdvLSvuJLSkvaQvDvbYwf4HSTm3PONllrCi8rQVkHI5pZoQizYzPAgIHAriwJNL7JgVVg7EIaWi6gbtqq7OAUddTQfLGWRhbWyFmEWKuYtIRSKRIBOofGs4__GSQtLGifbBRqT4ff7pJjDBaPC022Jz-hIEOhL55pekuv-S3P7tk_zAfAkESW</recordid><startdate>20221004</startdate><enddate>20221004</enddate><creator>WANG LEI</creator><creator>GAN XINHUI</creator><creator>ZHU JIACONG</creator><creator>ZHANG JIANGUO</creator><creator>JI JIANXIN</creator><creator>ZHANG WEIMIN</creator><scope>EVB</scope></search><sort><creationdate>20221004</creationdate><title>Method for manufacturing gate oxide layer of novel SiC MOSFET (Metal Oxide Semiconductor Field Effect Transistor) device</title><author>WANG LEI ; GAN XINHUI ; ZHU JIACONG ; ZHANG JIANGUO ; JI JIANXIN ; ZHANG WEIMIN</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_CN115148583A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>chi ; eng</language><creationdate>2022</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>WANG LEI</creatorcontrib><creatorcontrib>GAN XINHUI</creatorcontrib><creatorcontrib>ZHU JIACONG</creatorcontrib><creatorcontrib>ZHANG JIANGUO</creatorcontrib><creatorcontrib>JI JIANXIN</creatorcontrib><creatorcontrib>ZHANG WEIMIN</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>WANG LEI</au><au>GAN XINHUI</au><au>ZHU JIACONG</au><au>ZHANG JIANGUO</au><au>JI JIANXIN</au><au>ZHANG WEIMIN</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Method for manufacturing gate oxide layer of novel SiC MOSFET (Metal Oxide Semiconductor Field Effect Transistor) device</title><date>2022-10-04</date><risdate>2022</risdate><abstract>The invention discloses a method for manufacturing a gate oxide layer of a novel SiC MOSFET (Metal-Oxide-Semiconductor Field Effect Transistor) device. The method comprises the following steps: forming an N + silicon carbide substrate; the P well regions are symmetrically arranged on two sides of the front surface of the N + silicon carbide substrate; the N + ion implantation region is arranged in the P well region; the nitrogen atom pre-injection layer is arranged on the N + silicon carbide substrate, the P well region and the N + ion injection region; and the gate oxide layer is arranged on the nitrogen atom pre-injection layer. According to the method, the nitrogen atoms are pre-injected before the gate oxide layer is oxidized, and high-temperature annealing is carried out after deposition of the gate oxide layer is completed, so that the nitrogen atoms fill C lattice vacancies in the oxidation process, the interface state density of SiC and SiO2 is reduced, the quality of the gate oxide layer is improved,</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language chi ; eng
recordid cdi_epo_espacenet_CN115148583A
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
title Method for manufacturing gate oxide layer of novel SiC MOSFET (Metal Oxide Semiconductor Field Effect Transistor) device
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-05T17%3A44%3A37IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=WANG%20LEI&rft.date=2022-10-04&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3ECN115148583A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true