Ferroelectric memory device and manufacturing method thereof

The present disclosure relates generally to ferroelectric memory devices and methods of manufacturing the same. Ferroelectric stacks that can improve retention performance of ferroelectric memory devices are disclosed herein. An exemplary ferroelectric stack has a stack of ferroelectric switching la...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: LIN XINGLIAN, LIN ZIYU, KUANG XUNCHONG, LI BISHEN, KIM HAEKWANG, WEI YIYANG
Format: Patent
Sprache:chi ; eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator LIN XINGLIAN
LIN ZIYU
KUANG XUNCHONG
LI BISHEN
KIM HAEKWANG
WEI YIYANG
description The present disclosure relates generally to ferroelectric memory devices and methods of manufacturing the same. Ferroelectric stacks that can improve retention performance of ferroelectric memory devices are disclosed herein. An exemplary ferroelectric stack has a stack of ferroelectric switching layers (FSL) disposed between a first electrode and a second electrode. The ferroelectric stack includes a barrier layer disposed between the first FSL and the second FSL, wherein a first crystal condition of the barrier layer is different from a second crystal condition of the first FSL and/or the second FSL. In some embodiments, the first crystal condition is an amorphous phase and the second crystal condition is an orthorhombic phase. In some embodiments, the first FSL and/or the second FSL include a first metal oxide and the barrier layer includes a second metal oxide. The ferroelectric stack may be a ferroelectric capacitor, part of a transistor, and/or connected to a transistor in a ferroelectric memory device
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_CN114709213A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>CN114709213A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_CN114709213A3</originalsourceid><addsrcrecordid>eNrjZLBxSy0qyk_NSU0uKcpMVshNzc0vqlRISS3LTE5VSMxLUchNzCtNS0wuKS3KzEsHypdk5KcolGSkFqXmp_EwsKYl5hSn8kJpbgZFN9cQZw_d1IL8-NTigsTk1LzUknhnP0NDE3MDSyNDY0djYtQAACLZMEI</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Ferroelectric memory device and manufacturing method thereof</title><source>esp@cenet</source><creator>LIN XINGLIAN ; LIN ZIYU ; KUANG XUNCHONG ; LI BISHEN ; KIM HAEKWANG ; WEI YIYANG</creator><creatorcontrib>LIN XINGLIAN ; LIN ZIYU ; KUANG XUNCHONG ; LI BISHEN ; KIM HAEKWANG ; WEI YIYANG</creatorcontrib><description>The present disclosure relates generally to ferroelectric memory devices and methods of manufacturing the same. Ferroelectric stacks that can improve retention performance of ferroelectric memory devices are disclosed herein. An exemplary ferroelectric stack has a stack of ferroelectric switching layers (FSL) disposed between a first electrode and a second electrode. The ferroelectric stack includes a barrier layer disposed between the first FSL and the second FSL, wherein a first crystal condition of the barrier layer is different from a second crystal condition of the first FSL and/or the second FSL. In some embodiments, the first crystal condition is an amorphous phase and the second crystal condition is an orthorhombic phase. In some embodiments, the first FSL and/or the second FSL include a first metal oxide and the barrier layer includes a second metal oxide. The ferroelectric stack may be a ferroelectric capacitor, part of a transistor, and/or connected to a transistor in a ferroelectric memory device</description><language>chi ; eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2022</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20220705&amp;DB=EPODOC&amp;CC=CN&amp;NR=114709213A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20220705&amp;DB=EPODOC&amp;CC=CN&amp;NR=114709213A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>LIN XINGLIAN</creatorcontrib><creatorcontrib>LIN ZIYU</creatorcontrib><creatorcontrib>KUANG XUNCHONG</creatorcontrib><creatorcontrib>LI BISHEN</creatorcontrib><creatorcontrib>KIM HAEKWANG</creatorcontrib><creatorcontrib>WEI YIYANG</creatorcontrib><title>Ferroelectric memory device and manufacturing method thereof</title><description>The present disclosure relates generally to ferroelectric memory devices and methods of manufacturing the same. Ferroelectric stacks that can improve retention performance of ferroelectric memory devices are disclosed herein. An exemplary ferroelectric stack has a stack of ferroelectric switching layers (FSL) disposed between a first electrode and a second electrode. The ferroelectric stack includes a barrier layer disposed between the first FSL and the second FSL, wherein a first crystal condition of the barrier layer is different from a second crystal condition of the first FSL and/or the second FSL. In some embodiments, the first crystal condition is an amorphous phase and the second crystal condition is an orthorhombic phase. In some embodiments, the first FSL and/or the second FSL include a first metal oxide and the barrier layer includes a second metal oxide. The ferroelectric stack may be a ferroelectric capacitor, part of a transistor, and/or connected to a transistor in a ferroelectric memory device</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2022</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZLBxSy0qyk_NSU0uKcpMVshNzc0vqlRISS3LTE5VSMxLUchNzCtNS0wuKS3KzEsHypdk5KcolGSkFqXmp_EwsKYl5hSn8kJpbgZFN9cQZw_d1IL8-NTigsTk1LzUknhnP0NDE3MDSyNDY0djYtQAACLZMEI</recordid><startdate>20220705</startdate><enddate>20220705</enddate><creator>LIN XINGLIAN</creator><creator>LIN ZIYU</creator><creator>KUANG XUNCHONG</creator><creator>LI BISHEN</creator><creator>KIM HAEKWANG</creator><creator>WEI YIYANG</creator><scope>EVB</scope></search><sort><creationdate>20220705</creationdate><title>Ferroelectric memory device and manufacturing method thereof</title><author>LIN XINGLIAN ; LIN ZIYU ; KUANG XUNCHONG ; LI BISHEN ; KIM HAEKWANG ; WEI YIYANG</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_CN114709213A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>chi ; eng</language><creationdate>2022</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>LIN XINGLIAN</creatorcontrib><creatorcontrib>LIN ZIYU</creatorcontrib><creatorcontrib>KUANG XUNCHONG</creatorcontrib><creatorcontrib>LI BISHEN</creatorcontrib><creatorcontrib>KIM HAEKWANG</creatorcontrib><creatorcontrib>WEI YIYANG</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>LIN XINGLIAN</au><au>LIN ZIYU</au><au>KUANG XUNCHONG</au><au>LI BISHEN</au><au>KIM HAEKWANG</au><au>WEI YIYANG</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Ferroelectric memory device and manufacturing method thereof</title><date>2022-07-05</date><risdate>2022</risdate><abstract>The present disclosure relates generally to ferroelectric memory devices and methods of manufacturing the same. Ferroelectric stacks that can improve retention performance of ferroelectric memory devices are disclosed herein. An exemplary ferroelectric stack has a stack of ferroelectric switching layers (FSL) disposed between a first electrode and a second electrode. The ferroelectric stack includes a barrier layer disposed between the first FSL and the second FSL, wherein a first crystal condition of the barrier layer is different from a second crystal condition of the first FSL and/or the second FSL. In some embodiments, the first crystal condition is an amorphous phase and the second crystal condition is an orthorhombic phase. In some embodiments, the first FSL and/or the second FSL include a first metal oxide and the barrier layer includes a second metal oxide. The ferroelectric stack may be a ferroelectric capacitor, part of a transistor, and/or connected to a transistor in a ferroelectric memory device</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language chi ; eng
recordid cdi_epo_espacenet_CN114709213A
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
title Ferroelectric memory device and manufacturing method thereof
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-05T20%3A36%3A02IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=LIN%20XINGLIAN&rft.date=2022-07-05&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3ECN114709213A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true