Initialization method of external memory based on FPGA (Field Programmable Gate Array)

An initialization method of an external memory based on an FPGA comprises the steps that a configuration file is provided, and the configuration file comprises a logic code, a preferential use data code and a soft core starting code; a configuration file is loaded into the FPGA; the FPGA defines a l...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: ZHAO XIAOMIN, XU YING, ZHANG XIN, JIANG JIANGHUI
Format: Patent
Sprache:chi ; eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator ZHAO XIAOMIN
XU YING
ZHANG XIN
JIANG JIANGHUI
description An initialization method of an external memory based on an FPGA comprises the steps that a configuration file is provided, and the configuration file comprises a logic code, a preferential use data code and a soft core starting code; a configuration file is loaded into the FPGA; the FPGA defines a logic circuit in the FPGA based on the logic code in the configuration file, and builds a processor; a processor in the FPGA reads preferential use data from an external flash memory based on the preferential use data code and copies the preferential use data to an external memory; and a processor in the FPGA reads soft core data from an external flash memory based on the soft core starting code and copies the soft core data to an external memory. The preferential use data can be loaded into the external flash memory before the soft core data, so that the preferential use data can be preferentially used by the external equipment in the system before the application program is started, and the man-machine interaction
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_CN114327660A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>CN114327660A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_CN114327660A3</originalsourceid><addsrcrecordid>eNqNirEOgjAQQFkcjPoP56aDiYjBuSEWXQyDcSUHHNqk7ZFrB_HrZfADnF7y3psnj6s30aA1H4yGPTiKL-6Ae6B3JPFoJ-VYRmgw0BQ86KpUsNGGbAeV8FPQOWwsQYmRQInguF0msx5toNWPi2Stz_fisqOBawoDtuQp1sUtTY_Z4ZTne5X983wBmzg4Ow</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Initialization method of external memory based on FPGA (Field Programmable Gate Array)</title><source>esp@cenet</source><creator>ZHAO XIAOMIN ; XU YING ; ZHANG XIN ; JIANG JIANGHUI</creator><creatorcontrib>ZHAO XIAOMIN ; XU YING ; ZHANG XIN ; JIANG JIANGHUI</creatorcontrib><description>An initialization method of an external memory based on an FPGA comprises the steps that a configuration file is provided, and the configuration file comprises a logic code, a preferential use data code and a soft core starting code; a configuration file is loaded into the FPGA; the FPGA defines a logic circuit in the FPGA based on the logic code in the configuration file, and builds a processor; a processor in the FPGA reads preferential use data from an external flash memory based on the preferential use data code and copies the preferential use data to an external memory; and a processor in the FPGA reads soft core data from an external flash memory based on the soft core starting code and copies the soft core data to an external memory. The preferential use data can be loaded into the external flash memory before the soft core data, so that the preferential use data can be preferentially used by the external equipment in the system before the application program is started, and the man-machine interaction</description><language>chi ; eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>2022</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20220412&amp;DB=EPODOC&amp;CC=CN&amp;NR=114327660A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20220412&amp;DB=EPODOC&amp;CC=CN&amp;NR=114327660A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>ZHAO XIAOMIN</creatorcontrib><creatorcontrib>XU YING</creatorcontrib><creatorcontrib>ZHANG XIN</creatorcontrib><creatorcontrib>JIANG JIANGHUI</creatorcontrib><title>Initialization method of external memory based on FPGA (Field Programmable Gate Array)</title><description>An initialization method of an external memory based on an FPGA comprises the steps that a configuration file is provided, and the configuration file comprises a logic code, a preferential use data code and a soft core starting code; a configuration file is loaded into the FPGA; the FPGA defines a logic circuit in the FPGA based on the logic code in the configuration file, and builds a processor; a processor in the FPGA reads preferential use data from an external flash memory based on the preferential use data code and copies the preferential use data to an external memory; and a processor in the FPGA reads soft core data from an external flash memory based on the soft core starting code and copies the soft core data to an external memory. The preferential use data can be loaded into the external flash memory before the soft core data, so that the preferential use data can be preferentially used by the external equipment in the system before the application program is started, and the man-machine interaction</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2022</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNirEOgjAQQFkcjPoP56aDiYjBuSEWXQyDcSUHHNqk7ZFrB_HrZfADnF7y3psnj6s30aA1H4yGPTiKL-6Ae6B3JPFoJ-VYRmgw0BQ86KpUsNGGbAeV8FPQOWwsQYmRQInguF0msx5toNWPi2Stz_fisqOBawoDtuQp1sUtTY_Z4ZTne5X983wBmzg4Ow</recordid><startdate>20220412</startdate><enddate>20220412</enddate><creator>ZHAO XIAOMIN</creator><creator>XU YING</creator><creator>ZHANG XIN</creator><creator>JIANG JIANGHUI</creator><scope>EVB</scope></search><sort><creationdate>20220412</creationdate><title>Initialization method of external memory based on FPGA (Field Programmable Gate Array)</title><author>ZHAO XIAOMIN ; XU YING ; ZHANG XIN ; JIANG JIANGHUI</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_CN114327660A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>chi ; eng</language><creationdate>2022</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>ZHAO XIAOMIN</creatorcontrib><creatorcontrib>XU YING</creatorcontrib><creatorcontrib>ZHANG XIN</creatorcontrib><creatorcontrib>JIANG JIANGHUI</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>ZHAO XIAOMIN</au><au>XU YING</au><au>ZHANG XIN</au><au>JIANG JIANGHUI</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Initialization method of external memory based on FPGA (Field Programmable Gate Array)</title><date>2022-04-12</date><risdate>2022</risdate><abstract>An initialization method of an external memory based on an FPGA comprises the steps that a configuration file is provided, and the configuration file comprises a logic code, a preferential use data code and a soft core starting code; a configuration file is loaded into the FPGA; the FPGA defines a logic circuit in the FPGA based on the logic code in the configuration file, and builds a processor; a processor in the FPGA reads preferential use data from an external flash memory based on the preferential use data code and copies the preferential use data to an external memory; and a processor in the FPGA reads soft core data from an external flash memory based on the soft core starting code and copies the soft core data to an external memory. The preferential use data can be loaded into the external flash memory before the soft core data, so that the preferential use data can be preferentially used by the external equipment in the system before the application program is started, and the man-machine interaction</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language chi ; eng
recordid cdi_epo_espacenet_CN114327660A
source esp@cenet
subjects CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
title Initialization method of external memory based on FPGA (Field Programmable Gate Array)
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-21T02%3A48%3A26IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=ZHAO%20XIAOMIN&rft.date=2022-04-12&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3ECN114327660A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true