Three-dimensional memory device and manufacturing method thereof

The invention discloses a three-dimensional memory device and a manufacturing method thereof, and the device comprises a substrate which comprises a first region and a second region; a liner layer disposed between the substrate and the memory stack structure; comprising a plurality of conductive lay...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: LAI JIANXIONG, DAI CANFA, ZHOU YUNFAN, ZHU DONGXIANG, KONG GUOGUO, HE SHIWEI, WU GANG
Format: Patent
Sprache:chi ; eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator LAI JIANXIONG
DAI CANFA
ZHOU YUNFAN
ZHU DONGXIANG
KONG GUOGUO
HE SHIWEI
WU GANG
description The invention discloses a three-dimensional memory device and a manufacturing method thereof, and the device comprises a substrate which comprises a first region and a second region; a liner layer disposed between the substrate and the memory stack structure; comprising a plurality of conductive layers and dielectric layers which are alternately stacked, the memory stack structure is arranged on the substrate and extends from the first region to the second region, and the memory stack structure on the second region comprises a step structure, wherein steps of the step structure respectively comprise one conductive layer and one dielectric layer, and the side wall of the conductive layer is recessed from the side wall of the dielectric layer to expose a part of the bottom surface of the dielectric layer. The side wall of the conductive layer is recessed from the side wall of the dielectric layer, so that the problem of short circuit between the conductive layer and a subsequently manufactured word line contact
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_CN114188332A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>CN114188332A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_CN114188332A3</originalsourceid><addsrcrecordid>eNrjZHAIyShKTdVNycxNzSvOzM9LzFHITc3NL6pUSEkty0xOVUjMS1HITcwrTUtMLiktysxLB8qXZOSnKJRkpBal5qfxMLCmJeYUp_JCaW4GRTfXEGcP3dSC_PjU4oLE5NS81JJ4Zz9DQxNDCwtjYyNHY2LUAAD-8DG7</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Three-dimensional memory device and manufacturing method thereof</title><source>esp@cenet</source><creator>LAI JIANXIONG ; DAI CANFA ; ZHOU YUNFAN ; ZHU DONGXIANG ; KONG GUOGUO ; HE SHIWEI ; WU GANG</creator><creatorcontrib>LAI JIANXIONG ; DAI CANFA ; ZHOU YUNFAN ; ZHU DONGXIANG ; KONG GUOGUO ; HE SHIWEI ; WU GANG</creatorcontrib><description>The invention discloses a three-dimensional memory device and a manufacturing method thereof, and the device comprises a substrate which comprises a first region and a second region; a liner layer disposed between the substrate and the memory stack structure; comprising a plurality of conductive layers and dielectric layers which are alternately stacked, the memory stack structure is arranged on the substrate and extends from the first region to the second region, and the memory stack structure on the second region comprises a step structure, wherein steps of the step structure respectively comprise one conductive layer and one dielectric layer, and the side wall of the conductive layer is recessed from the side wall of the dielectric layer to expose a part of the bottom surface of the dielectric layer. The side wall of the conductive layer is recessed from the side wall of the dielectric layer, so that the problem of short circuit between the conductive layer and a subsequently manufactured word line contact</description><language>chi ; eng</language><subject>ELECTRICITY</subject><creationdate>2022</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20220315&amp;DB=EPODOC&amp;CC=CN&amp;NR=114188332A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25562,76317</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20220315&amp;DB=EPODOC&amp;CC=CN&amp;NR=114188332A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>LAI JIANXIONG</creatorcontrib><creatorcontrib>DAI CANFA</creatorcontrib><creatorcontrib>ZHOU YUNFAN</creatorcontrib><creatorcontrib>ZHU DONGXIANG</creatorcontrib><creatorcontrib>KONG GUOGUO</creatorcontrib><creatorcontrib>HE SHIWEI</creatorcontrib><creatorcontrib>WU GANG</creatorcontrib><title>Three-dimensional memory device and manufacturing method thereof</title><description>The invention discloses a three-dimensional memory device and a manufacturing method thereof, and the device comprises a substrate which comprises a first region and a second region; a liner layer disposed between the substrate and the memory stack structure; comprising a plurality of conductive layers and dielectric layers which are alternately stacked, the memory stack structure is arranged on the substrate and extends from the first region to the second region, and the memory stack structure on the second region comprises a step structure, wherein steps of the step structure respectively comprise one conductive layer and one dielectric layer, and the side wall of the conductive layer is recessed from the side wall of the dielectric layer to expose a part of the bottom surface of the dielectric layer. The side wall of the conductive layer is recessed from the side wall of the dielectric layer, so that the problem of short circuit between the conductive layer and a subsequently manufactured word line contact</description><subject>ELECTRICITY</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2022</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZHAIyShKTdVNycxNzSvOzM9LzFHITc3NL6pUSEkty0xOVUjMS1HITcwrTUtMLiktysxLB8qXZOSnKJRkpBal5qfxMLCmJeYUp_JCaW4GRTfXEGcP3dSC_PjU4oLE5NS81JJ4Zz9DQxNDCwtjYyNHY2LUAAD-8DG7</recordid><startdate>20220315</startdate><enddate>20220315</enddate><creator>LAI JIANXIONG</creator><creator>DAI CANFA</creator><creator>ZHOU YUNFAN</creator><creator>ZHU DONGXIANG</creator><creator>KONG GUOGUO</creator><creator>HE SHIWEI</creator><creator>WU GANG</creator><scope>EVB</scope></search><sort><creationdate>20220315</creationdate><title>Three-dimensional memory device and manufacturing method thereof</title><author>LAI JIANXIONG ; DAI CANFA ; ZHOU YUNFAN ; ZHU DONGXIANG ; KONG GUOGUO ; HE SHIWEI ; WU GANG</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_CN114188332A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>chi ; eng</language><creationdate>2022</creationdate><topic>ELECTRICITY</topic><toplevel>online_resources</toplevel><creatorcontrib>LAI JIANXIONG</creatorcontrib><creatorcontrib>DAI CANFA</creatorcontrib><creatorcontrib>ZHOU YUNFAN</creatorcontrib><creatorcontrib>ZHU DONGXIANG</creatorcontrib><creatorcontrib>KONG GUOGUO</creatorcontrib><creatorcontrib>HE SHIWEI</creatorcontrib><creatorcontrib>WU GANG</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>LAI JIANXIONG</au><au>DAI CANFA</au><au>ZHOU YUNFAN</au><au>ZHU DONGXIANG</au><au>KONG GUOGUO</au><au>HE SHIWEI</au><au>WU GANG</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Three-dimensional memory device and manufacturing method thereof</title><date>2022-03-15</date><risdate>2022</risdate><abstract>The invention discloses a three-dimensional memory device and a manufacturing method thereof, and the device comprises a substrate which comprises a first region and a second region; a liner layer disposed between the substrate and the memory stack structure; comprising a plurality of conductive layers and dielectric layers which are alternately stacked, the memory stack structure is arranged on the substrate and extends from the first region to the second region, and the memory stack structure on the second region comprises a step structure, wherein steps of the step structure respectively comprise one conductive layer and one dielectric layer, and the side wall of the conductive layer is recessed from the side wall of the dielectric layer to expose a part of the bottom surface of the dielectric layer. The side wall of the conductive layer is recessed from the side wall of the dielectric layer, so that the problem of short circuit between the conductive layer and a subsequently manufactured word line contact</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language chi ; eng
recordid cdi_epo_espacenet_CN114188332A
source esp@cenet
subjects ELECTRICITY
title Three-dimensional memory device and manufacturing method thereof
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-14T14%3A29%3A34IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=LAI%20JIANXIONG&rft.date=2022-03-15&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3ECN114188332A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true