Centralized direct current sampling value data conversion method and device
The invention discloses a centralized direct current sampling value data conversion method and device. The method comprises the steps of 1, conducting AD conversion; 2, conducting sampling value conversion; 3, performing channel mapping; 4, performing sampling abnormity control; 5, performing rated...
Gespeichert in:
| Hauptverfasser: | , , , , |
|---|---|
| Format: | Patent |
| Sprache: | chi ; eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | ZHANG TAO WAN YONG TANG HANSONG ZHOU SHIHAO GUI XIAOZHI |
| description | The invention discloses a centralized direct current sampling value data conversion method and device. The method comprises the steps of 1, conducting AD conversion; 2, conducting sampling value conversion; 3, performing channel mapping; 4, performing sampling abnormity control; 5, performing rated delay control; and 6, carrying out optical serial port output. The FPGA chip concurrency control is adopted to realize a multi-path AD synchronous sampling mode, so that the whole sampling process does not bring corresponding sampling delay due to the increase of sampling channels, the defect that the FPGA chip cannot perform floating point operation is solved through an equal-proportion amplification mode, data is amplified by 65536 times for processing, the calculation function can be realized only by shifting the data, and data conversion is realized under the condition that the sampling value precision is not influenced.
本发明公开一种集中式直流采样值数据转换方法及装置，方法包括：步骤1、AD转换；步骤2、采样值转换；步骤3、通道映射；步骤4、采样异常控制；步骤5、额定延时控制；步骤6、光串口输出。采 |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_CN114089907A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>CN114089907A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_CN114089907A3</originalsourceid><addsrcrecordid>eNqNizEKAjEUBdNYiHqH7wGEXRR0SwmKIFjZL5_k6QayPyHJpvD0buEBrAaGmaW6a0hJ7N0HlqxLMIXMlNJsKfMYvZM3VfYTyHJhMkEqUnZBaEQZgiWWeUR1Bmu1eLHP2Py4Utvr5alvO8TQI0c2EJReP9r20Jy6rjme9_80X5I8Nc8</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Centralized direct current sampling value data conversion method and device</title><source>esp@cenet</source><creator>ZHANG TAO ; WAN YONG ; TANG HANSONG ; ZHOU SHIHAO ; GUI XIAOZHI</creator><creatorcontrib>ZHANG TAO ; WAN YONG ; TANG HANSONG ; ZHOU SHIHAO ; GUI XIAOZHI</creatorcontrib><description>The invention discloses a centralized direct current sampling value data conversion method and device. The method comprises the steps of 1, conducting AD conversion; 2, conducting sampling value conversion; 3, performing channel mapping; 4, performing sampling abnormity control; 5, performing rated delay control; and 6, carrying out optical serial port output. The FPGA chip concurrency control is adopted to realize a multi-path AD synchronous sampling mode, so that the whole sampling process does not bring corresponding sampling delay due to the increase of sampling channels, the defect that the FPGA chip cannot perform floating point operation is solved through an equal-proportion amplification mode, data is amplified by 65536 times for processing, the calculation function can be realized only by shifting the data, and data conversion is realized under the condition that the sampling value precision is not influenced.
本发明公开一种集中式直流采样值数据转换方法及装置，方法包括：步骤1、AD转换；步骤2、采样值转换；步骤3、通道映射；步骤4、采样异常控制；步骤5、额定延时控制；步骤6、光串口输出。采</description><language>chi ; eng</language><subject>BASIC ELECTRONIC CIRCUITRY ; CALCULATING ; CODE CONVERSION IN GENERAL ; CODING ; COMPUTING ; COUNTING ; DECODING ; ELECTRIC DIGITAL DATA PROCESSING ; ELECTRICITY ; PHYSICS</subject><creationdate>2022</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20220225&DB=EPODOC&CC=CN&NR=114089907A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76290</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20220225&DB=EPODOC&CC=CN&NR=114089907A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>ZHANG TAO</creatorcontrib><creatorcontrib>WAN YONG</creatorcontrib><creatorcontrib>TANG HANSONG</creatorcontrib><creatorcontrib>ZHOU SHIHAO</creatorcontrib><creatorcontrib>GUI XIAOZHI</creatorcontrib><title>Centralized direct current sampling value data conversion method and device</title><description>The invention discloses a centralized direct current sampling value data conversion method and device. The method comprises the steps of 1, conducting AD conversion; 2, conducting sampling value conversion; 3, performing channel mapping; 4, performing sampling abnormity control; 5, performing rated delay control; and 6, carrying out optical serial port output. The FPGA chip concurrency control is adopted to realize a multi-path AD synchronous sampling mode, so that the whole sampling process does not bring corresponding sampling delay due to the increase of sampling channels, the defect that the FPGA chip cannot perform floating point operation is solved through an equal-proportion amplification mode, data is amplified by 65536 times for processing, the calculation function can be realized only by shifting the data, and data conversion is realized under the condition that the sampling value precision is not influenced.
本发明公开一种集中式直流采样值数据转换方法及装置，方法包括：步骤1、AD转换；步骤2、采样值转换；步骤3、通道映射；步骤4、采样异常控制；步骤5、额定延时控制；步骤6、光串口输出。采</description><subject>BASIC ELECTRONIC CIRCUITRY</subject><subject>CALCULATING</subject><subject>CODE CONVERSION IN GENERAL</subject><subject>CODING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>DECODING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>ELECTRICITY</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2022</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNizEKAjEUBdNYiHqH7wGEXRR0SwmKIFjZL5_k6QayPyHJpvD0buEBrAaGmaW6a0hJ7N0HlqxLMIXMlNJsKfMYvZM3VfYTyHJhMkEqUnZBaEQZgiWWeUR1Bmu1eLHP2Py4Utvr5alvO8TQI0c2EJReP9r20Jy6rjme9_80X5I8Nc8</recordid><startdate>20220225</startdate><enddate>20220225</enddate><creator>ZHANG TAO</creator><creator>WAN YONG</creator><creator>TANG HANSONG</creator><creator>ZHOU SHIHAO</creator><creator>GUI XIAOZHI</creator><scope>EVB</scope></search><sort><creationdate>20220225</creationdate><title>Centralized direct current sampling value data conversion method and device</title><author>ZHANG TAO ; WAN YONG ; TANG HANSONG ; ZHOU SHIHAO ; GUI XIAOZHI</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_CN114089907A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>chi ; eng</language><creationdate>2022</creationdate><topic>BASIC ELECTRONIC CIRCUITRY</topic><topic>CALCULATING</topic><topic>CODE CONVERSION IN GENERAL</topic><topic>CODING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>DECODING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>ELECTRICITY</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>ZHANG TAO</creatorcontrib><creatorcontrib>WAN YONG</creatorcontrib><creatorcontrib>TANG HANSONG</creatorcontrib><creatorcontrib>ZHOU SHIHAO</creatorcontrib><creatorcontrib>GUI XIAOZHI</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>ZHANG TAO</au><au>WAN YONG</au><au>TANG HANSONG</au><au>ZHOU SHIHAO</au><au>GUI XIAOZHI</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Centralized direct current sampling value data conversion method and device</title><date>2022-02-25</date><risdate>2022</risdate><abstract>The invention discloses a centralized direct current sampling value data conversion method and device. The method comprises the steps of 1, conducting AD conversion; 2, conducting sampling value conversion; 3, performing channel mapping; 4, performing sampling abnormity control; 5, performing rated delay control; and 6, carrying out optical serial port output. The FPGA chip concurrency control is adopted to realize a multi-path AD synchronous sampling mode, so that the whole sampling process does not bring corresponding sampling delay due to the increase of sampling channels, the defect that the FPGA chip cannot perform floating point operation is solved through an equal-proportion amplification mode, data is amplified by 65536 times for processing, the calculation function can be realized only by shifting the data, and data conversion is realized under the condition that the sampling value precision is not influenced.
本发明公开一种集中式直流采样值数据转换方法及装置，方法包括：步骤1、AD转换；步骤2、采样值转换；步骤3、通道映射；步骤4、采样异常控制；步骤5、额定延时控制；步骤6、光串口输出。采</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | chi ; eng |
| recordid | cdi_epo_espacenet_CN114089907A |
| source | esp@cenet |
| subjects | BASIC ELECTRONIC CIRCUITRY CALCULATING CODE CONVERSION IN GENERAL CODING COMPUTING COUNTING DECODING ELECTRIC DIGITAL DATA PROCESSING ELECTRICITY PHYSICS |
| title | Centralized direct current sampling value data conversion method and device |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-02T07%3A31%3A57IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=ZHANG%20TAO&rft.date=2022-02-25&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3ECN114089907A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |