Semiconductor package and method of manufacturing the same

Disclosed are semiconductor packages and a method of fabricating the same. The semiconductor package includes a redistribution substrate including redistribution line patterns in a dielectric layer, and a semiconductor chip on the redistribution substrate. The semiconductor chip includes chip pads e...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: LEE CHUNG-SUN, PARK JUM-YONG, OH DONG-JOON, KWEON JUN-YUN, CHOI JU-IL, AN JIN-HO, HWANG HYUN-SOO
Format: Patent
Sprache:chi ; eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator LEE CHUNG-SUN
PARK JUM-YONG
OH DONG-JOON
KWEON JUN-YUN
CHOI JU-IL
AN JIN-HO
HWANG HYUN-SOO
description Disclosed are semiconductor packages and a method of fabricating the same. The semiconductor package includes a redistribution substrate including redistribution line patterns in a dielectric layer, and a semiconductor chip on the redistribution substrate. The semiconductor chip includes chip pads electrically connected to the redistribution line patterns. Each of the redistribution line patterns has a substantially planar top surface and a nonplanar bottom surface. Each of the redistribution line patterns includes a central portion and edge portions on opposite sides of the central portion. Each of the redistribution line patterns has a first thickness as a minimum thickness at the central portion and a second thickness as a maximum thickness at the edge portions. 公开了半导体封装件及其制造方法。半导体封装件包括重分布衬底,其包括电介质层中的重分布线图案;以及半导体芯片,其位于重分布衬底上。半导体芯片包括芯片焊盘,其电连接至重分布线图案。重分布线图案中的每一个具有基本上共面的顶表面和非共面的底表面。重分布线图案中的每一个包括中心部分和位于中心部分的相对侧上的边缘部分。重分布线图案中的每一个在中心部分处具有作为最小厚度的第一厚度,并且在边缘部分处作为最大厚度的第二厚度。
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_CN114068462A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>CN114068462A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_CN114068462A3</originalsourceid><addsrcrecordid>eNrjZLAKTs3NTM7PSylNLskvUihITM5OTE9VSMxLUchNLcnIT1HIT1PITcwrTUtMLiktysxLVyjJSFUoTsxN5WFgTUvMKU7lhdLcDIpuriHOHrqpBfnxqcVAo1LzUkvinf0MDU0MzCxMzIwcjYlRAwCAdS8Q</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Semiconductor package and method of manufacturing the same</title><source>esp@cenet</source><creator>LEE CHUNG-SUN ; PARK JUM-YONG ; OH DONG-JOON ; KWEON JUN-YUN ; CHOI JU-IL ; AN JIN-HO ; HWANG HYUN-SOO</creator><creatorcontrib>LEE CHUNG-SUN ; PARK JUM-YONG ; OH DONG-JOON ; KWEON JUN-YUN ; CHOI JU-IL ; AN JIN-HO ; HWANG HYUN-SOO</creatorcontrib><description>Disclosed are semiconductor packages and a method of fabricating the same. The semiconductor package includes a redistribution substrate including redistribution line patterns in a dielectric layer, and a semiconductor chip on the redistribution substrate. The semiconductor chip includes chip pads electrically connected to the redistribution line patterns. Each of the redistribution line patterns has a substantially planar top surface and a nonplanar bottom surface. Each of the redistribution line patterns includes a central portion and edge portions on opposite sides of the central portion. Each of the redistribution line patterns has a first thickness as a minimum thickness at the central portion and a second thickness as a maximum thickness at the edge portions. 公开了半导体封装件及其制造方法。半导体封装件包括重分布衬底,其包括电介质层中的重分布线图案;以及半导体芯片,其位于重分布衬底上。半导体芯片包括芯片焊盘,其电连接至重分布线图案。重分布线图案中的每一个具有基本上共面的顶表面和非共面的底表面。重分布线图案中的每一个包括中心部分和位于中心部分的相对侧上的边缘部分。重分布线图案中的每一个在中心部分处具有作为最小厚度的第一厚度,并且在边缘部分处作为最大厚度的第二厚度。</description><language>chi ; eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2022</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20220218&amp;DB=EPODOC&amp;CC=CN&amp;NR=114068462A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20220218&amp;DB=EPODOC&amp;CC=CN&amp;NR=114068462A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>LEE CHUNG-SUN</creatorcontrib><creatorcontrib>PARK JUM-YONG</creatorcontrib><creatorcontrib>OH DONG-JOON</creatorcontrib><creatorcontrib>KWEON JUN-YUN</creatorcontrib><creatorcontrib>CHOI JU-IL</creatorcontrib><creatorcontrib>AN JIN-HO</creatorcontrib><creatorcontrib>HWANG HYUN-SOO</creatorcontrib><title>Semiconductor package and method of manufacturing the same</title><description>Disclosed are semiconductor packages and a method of fabricating the same. The semiconductor package includes a redistribution substrate including redistribution line patterns in a dielectric layer, and a semiconductor chip on the redistribution substrate. The semiconductor chip includes chip pads electrically connected to the redistribution line patterns. Each of the redistribution line patterns has a substantially planar top surface and a nonplanar bottom surface. Each of the redistribution line patterns includes a central portion and edge portions on opposite sides of the central portion. Each of the redistribution line patterns has a first thickness as a minimum thickness at the central portion and a second thickness as a maximum thickness at the edge portions. 公开了半导体封装件及其制造方法。半导体封装件包括重分布衬底,其包括电介质层中的重分布线图案;以及半导体芯片,其位于重分布衬底上。半导体芯片包括芯片焊盘,其电连接至重分布线图案。重分布线图案中的每一个具有基本上共面的顶表面和非共面的底表面。重分布线图案中的每一个包括中心部分和位于中心部分的相对侧上的边缘部分。重分布线图案中的每一个在中心部分处具有作为最小厚度的第一厚度,并且在边缘部分处作为最大厚度的第二厚度。</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2022</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZLAKTs3NTM7PSylNLskvUihITM5OTE9VSMxLUchNLcnIT1HIT1PITcwrTUtMLiktysxLVyjJSFUoTsxN5WFgTUvMKU7lhdLcDIpuriHOHrqpBfnxqcVAo1LzUkvinf0MDU0MzCxMzIwcjYlRAwCAdS8Q</recordid><startdate>20220218</startdate><enddate>20220218</enddate><creator>LEE CHUNG-SUN</creator><creator>PARK JUM-YONG</creator><creator>OH DONG-JOON</creator><creator>KWEON JUN-YUN</creator><creator>CHOI JU-IL</creator><creator>AN JIN-HO</creator><creator>HWANG HYUN-SOO</creator><scope>EVB</scope></search><sort><creationdate>20220218</creationdate><title>Semiconductor package and method of manufacturing the same</title><author>LEE CHUNG-SUN ; PARK JUM-YONG ; OH DONG-JOON ; KWEON JUN-YUN ; CHOI JU-IL ; AN JIN-HO ; HWANG HYUN-SOO</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_CN114068462A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>chi ; eng</language><creationdate>2022</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>LEE CHUNG-SUN</creatorcontrib><creatorcontrib>PARK JUM-YONG</creatorcontrib><creatorcontrib>OH DONG-JOON</creatorcontrib><creatorcontrib>KWEON JUN-YUN</creatorcontrib><creatorcontrib>CHOI JU-IL</creatorcontrib><creatorcontrib>AN JIN-HO</creatorcontrib><creatorcontrib>HWANG HYUN-SOO</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>LEE CHUNG-SUN</au><au>PARK JUM-YONG</au><au>OH DONG-JOON</au><au>KWEON JUN-YUN</au><au>CHOI JU-IL</au><au>AN JIN-HO</au><au>HWANG HYUN-SOO</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Semiconductor package and method of manufacturing the same</title><date>2022-02-18</date><risdate>2022</risdate><abstract>Disclosed are semiconductor packages and a method of fabricating the same. The semiconductor package includes a redistribution substrate including redistribution line patterns in a dielectric layer, and a semiconductor chip on the redistribution substrate. The semiconductor chip includes chip pads electrically connected to the redistribution line patterns. Each of the redistribution line patterns has a substantially planar top surface and a nonplanar bottom surface. Each of the redistribution line patterns includes a central portion and edge portions on opposite sides of the central portion. Each of the redistribution line patterns has a first thickness as a minimum thickness at the central portion and a second thickness as a maximum thickness at the edge portions. 公开了半导体封装件及其制造方法。半导体封装件包括重分布衬底,其包括电介质层中的重分布线图案;以及半导体芯片,其位于重分布衬底上。半导体芯片包括芯片焊盘,其电连接至重分布线图案。重分布线图案中的每一个具有基本上共面的顶表面和非共面的底表面。重分布线图案中的每一个包括中心部分和位于中心部分的相对侧上的边缘部分。重分布线图案中的每一个在中心部分处具有作为最小厚度的第一厚度,并且在边缘部分处作为最大厚度的第二厚度。</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language chi ; eng
recordid cdi_epo_espacenet_CN114068462A
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
title Semiconductor package and method of manufacturing the same
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-25T02%3A27%3A46IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=LEE%20CHUNG-SUN&rft.date=2022-02-18&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3ECN114068462A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true