Simulation method of integrated circuit

A simulation method of an integrated circuit comprises the steps of providing an initial unit circuit layout, wherein the initial unit circuit layout comprises a plurality of initial interconnection patterns; obtaining interconnection cutting layer information; performing simulation processing on th...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: ZHU HAOZHOU, WANG JUN, CAI YANFEI, LEI CHUANZHEN, FANG ZONGYONG, WANG DAIPING
Format: Patent
Sprache:chi ; eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator ZHU HAOZHOU
WANG JUN
CAI YANFEI
LEI CHUANZHEN
FANG ZONGYONG
WANG DAIPING
description A simulation method of an integrated circuit comprises the steps of providing an initial unit circuit layout, wherein the initial unit circuit layout comprises a plurality of initial interconnection patterns; obtaining interconnection cutting layer information; performing simulation processing on the initial unit circuit layout according to interconnection cutting layer information to obtain a preset unit circuit layout; and establishing a post-simulation netlist according to the preset unit circuit layout. Through the simulation method of the integrated circuit, the accuracy and reliability of the simulation result of the integrated circuit can be improved. 一种集成电路的仿真方法,包括:提供初始单元电路版图,所述初始单元电路版图包括若干初始互连图形;获取互连切割层信息;根据互连切割层信息对所述初始单元电路版图进行模拟处理,以获取预设单元电路版图;根据所述预设单元电路版图建立后仿网表。通过所述集成电路的仿真方法,能够提高集成电路的仿真结果的准确性和可靠性。
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_CN113971386A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>CN113971386A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_CN113971386A3</originalsourceid><addsrcrecordid>eNrjZFAPzswtzUksyczPU8hNLcnIT1HIT1PIzCtJTS9KLElNUUjOLEouzSzhYWBNS8wpTuWF0twMim6uIc4euqkF-fGpxQWJyal5qSXxzn6GhsaW5obGFmaOxsSoAQC5iCgx</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Simulation method of integrated circuit</title><source>esp@cenet</source><creator>ZHU HAOZHOU ; WANG JUN ; CAI YANFEI ; LEI CHUANZHEN ; FANG ZONGYONG ; WANG DAIPING</creator><creatorcontrib>ZHU HAOZHOU ; WANG JUN ; CAI YANFEI ; LEI CHUANZHEN ; FANG ZONGYONG ; WANG DAIPING</creatorcontrib><description>A simulation method of an integrated circuit comprises the steps of providing an initial unit circuit layout, wherein the initial unit circuit layout comprises a plurality of initial interconnection patterns; obtaining interconnection cutting layer information; performing simulation processing on the initial unit circuit layout according to interconnection cutting layer information to obtain a preset unit circuit layout; and establishing a post-simulation netlist according to the preset unit circuit layout. Through the simulation method of the integrated circuit, the accuracy and reliability of the simulation result of the integrated circuit can be improved. 一种集成电路的仿真方法,包括:提供初始单元电路版图,所述初始单元电路版图包括若干初始互连图形;获取互连切割层信息;根据互连切割层信息对所述初始单元电路版图进行模拟处理,以获取预设单元电路版图;根据所述预设单元电路版图建立后仿网表。通过所述集成电路的仿真方法,能够提高集成电路的仿真结果的准确性和可靠性。</description><language>chi ; eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>2022</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20220125&amp;DB=EPODOC&amp;CC=CN&amp;NR=113971386A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76289</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20220125&amp;DB=EPODOC&amp;CC=CN&amp;NR=113971386A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>ZHU HAOZHOU</creatorcontrib><creatorcontrib>WANG JUN</creatorcontrib><creatorcontrib>CAI YANFEI</creatorcontrib><creatorcontrib>LEI CHUANZHEN</creatorcontrib><creatorcontrib>FANG ZONGYONG</creatorcontrib><creatorcontrib>WANG DAIPING</creatorcontrib><title>Simulation method of integrated circuit</title><description>A simulation method of an integrated circuit comprises the steps of providing an initial unit circuit layout, wherein the initial unit circuit layout comprises a plurality of initial interconnection patterns; obtaining interconnection cutting layer information; performing simulation processing on the initial unit circuit layout according to interconnection cutting layer information to obtain a preset unit circuit layout; and establishing a post-simulation netlist according to the preset unit circuit layout. Through the simulation method of the integrated circuit, the accuracy and reliability of the simulation result of the integrated circuit can be improved. 一种集成电路的仿真方法,包括:提供初始单元电路版图,所述初始单元电路版图包括若干初始互连图形;获取互连切割层信息;根据互连切割层信息对所述初始单元电路版图进行模拟处理,以获取预设单元电路版图;根据所述预设单元电路版图建立后仿网表。通过所述集成电路的仿真方法,能够提高集成电路的仿真结果的准确性和可靠性。</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2022</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZFAPzswtzUksyczPU8hNLcnIT1HIT1PIzCtJTS9KLElNUUjOLEouzSzhYWBNS8wpTuWF0twMim6uIc4euqkF-fGpxQWJyal5qSXxzn6GhsaW5obGFmaOxsSoAQC5iCgx</recordid><startdate>20220125</startdate><enddate>20220125</enddate><creator>ZHU HAOZHOU</creator><creator>WANG JUN</creator><creator>CAI YANFEI</creator><creator>LEI CHUANZHEN</creator><creator>FANG ZONGYONG</creator><creator>WANG DAIPING</creator><scope>EVB</scope></search><sort><creationdate>20220125</creationdate><title>Simulation method of integrated circuit</title><author>ZHU HAOZHOU ; WANG JUN ; CAI YANFEI ; LEI CHUANZHEN ; FANG ZONGYONG ; WANG DAIPING</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_CN113971386A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>chi ; eng</language><creationdate>2022</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>ZHU HAOZHOU</creatorcontrib><creatorcontrib>WANG JUN</creatorcontrib><creatorcontrib>CAI YANFEI</creatorcontrib><creatorcontrib>LEI CHUANZHEN</creatorcontrib><creatorcontrib>FANG ZONGYONG</creatorcontrib><creatorcontrib>WANG DAIPING</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>ZHU HAOZHOU</au><au>WANG JUN</au><au>CAI YANFEI</au><au>LEI CHUANZHEN</au><au>FANG ZONGYONG</au><au>WANG DAIPING</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Simulation method of integrated circuit</title><date>2022-01-25</date><risdate>2022</risdate><abstract>A simulation method of an integrated circuit comprises the steps of providing an initial unit circuit layout, wherein the initial unit circuit layout comprises a plurality of initial interconnection patterns; obtaining interconnection cutting layer information; performing simulation processing on the initial unit circuit layout according to interconnection cutting layer information to obtain a preset unit circuit layout; and establishing a post-simulation netlist according to the preset unit circuit layout. Through the simulation method of the integrated circuit, the accuracy and reliability of the simulation result of the integrated circuit can be improved. 一种集成电路的仿真方法,包括:提供初始单元电路版图,所述初始单元电路版图包括若干初始互连图形;获取互连切割层信息;根据互连切割层信息对所述初始单元电路版图进行模拟处理,以获取预设单元电路版图;根据所述预设单元电路版图建立后仿网表。通过所述集成电路的仿真方法,能够提高集成电路的仿真结果的准确性和可靠性。</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language chi ; eng
recordid cdi_epo_espacenet_CN113971386A
source esp@cenet
subjects CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
title Simulation method of integrated circuit
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-08T16%3A38%3A55IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=ZHU%20HAOZHOU&rft.date=2022-01-25&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3ECN113971386A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true