Semiconductor memory device and forming method thereof

The invention discloses a semiconductor memory device and a forming method thereof. The semiconductor memory device comprises a substrate, a plurality of bit lines, a plurality of plugs and a gap wall structure. The bit lines are arranged on the substrate in a mutually separated manner. The plugs ar...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: YAN YIFEI, CHEN KENLI, TONG YUCHENG
Format: Patent
Sprache:chi ; eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator YAN YIFEI
CHEN KENLI
TONG YUCHENG
description The invention discloses a semiconductor memory device and a forming method thereof. The semiconductor memory device comprises a substrate, a plurality of bit lines, a plurality of plugs and a gap wall structure. The bit lines are arranged on the substrate in a mutually separated manner. The plugs are disposed on the substrate and alternately disposed with the bit lines. The gap wall structure is arranged on the substrate and located between the bit line and the plug, the gap wall structure comprises a first gap layer, a first gap wall and a second gap layer, and the first gap layer, the first gap wall and the second gap layer are sequentially stacked between the side wall of the bit line and the plug. And the bottommost surface of the first gap layer and the bottommost surface of the second gap layer are not equal in height. Therefore, two gap layers can be formed between the bit line and the storage node plug, so that the condition of delay between resistance and capacitance is effectively improved. 本发明公开了半导
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_CN113838852A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>CN113838852A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_CN113838852A3</originalsourceid><addsrcrecordid>eNrjZDALTs3NTM7PSylNLskvUshNzc0vqlRISS3LTE5VSMxLUUjLL8rNzEsHypRk5KcolGSkFqXmp_EwsKYl5hSn8kJpbgZFN9cQZw_d1IL8-NTigsTk1LzUknhnP0NDYwtjCwtTI0djYtQAAMZ1LeY</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Semiconductor memory device and forming method thereof</title><source>esp@cenet</source><creator>YAN YIFEI ; CHEN KENLI ; TONG YUCHENG</creator><creatorcontrib>YAN YIFEI ; CHEN KENLI ; TONG YUCHENG</creatorcontrib><description>The invention discloses a semiconductor memory device and a forming method thereof. The semiconductor memory device comprises a substrate, a plurality of bit lines, a plurality of plugs and a gap wall structure. The bit lines are arranged on the substrate in a mutually separated manner. The plugs are disposed on the substrate and alternately disposed with the bit lines. The gap wall structure is arranged on the substrate and located between the bit line and the plug, the gap wall structure comprises a first gap layer, a first gap wall and a second gap layer, and the first gap layer, the first gap wall and the second gap layer are sequentially stacked between the side wall of the bit line and the plug. And the bottommost surface of the first gap layer and the bottommost surface of the second gap layer are not equal in height. Therefore, two gap layers can be formed between the bit line and the storage node plug, so that the condition of delay between resistance and capacitance is effectively improved. 本发明公开了半导</description><language>chi ; eng</language><subject>ELECTRICITY</subject><creationdate>2021</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20211224&amp;DB=EPODOC&amp;CC=CN&amp;NR=113838852A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25543,76293</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20211224&amp;DB=EPODOC&amp;CC=CN&amp;NR=113838852A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>YAN YIFEI</creatorcontrib><creatorcontrib>CHEN KENLI</creatorcontrib><creatorcontrib>TONG YUCHENG</creatorcontrib><title>Semiconductor memory device and forming method thereof</title><description>The invention discloses a semiconductor memory device and a forming method thereof. The semiconductor memory device comprises a substrate, a plurality of bit lines, a plurality of plugs and a gap wall structure. The bit lines are arranged on the substrate in a mutually separated manner. The plugs are disposed on the substrate and alternately disposed with the bit lines. The gap wall structure is arranged on the substrate and located between the bit line and the plug, the gap wall structure comprises a first gap layer, a first gap wall and a second gap layer, and the first gap layer, the first gap wall and the second gap layer are sequentially stacked between the side wall of the bit line and the plug. And the bottommost surface of the first gap layer and the bottommost surface of the second gap layer are not equal in height. Therefore, two gap layers can be formed between the bit line and the storage node plug, so that the condition of delay between resistance and capacitance is effectively improved. 本发明公开了半导</description><subject>ELECTRICITY</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2021</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZDALTs3NTM7PSylNLskvUshNzc0vqlRISS3LTE5VSMxLUUjLL8rNzEsHypRk5KcolGSkFqXmp_EwsKYl5hSn8kJpbgZFN9cQZw_d1IL8-NTigsTk1LzUknhnP0NDYwtjCwtTI0djYtQAAMZ1LeY</recordid><startdate>20211224</startdate><enddate>20211224</enddate><creator>YAN YIFEI</creator><creator>CHEN KENLI</creator><creator>TONG YUCHENG</creator><scope>EVB</scope></search><sort><creationdate>20211224</creationdate><title>Semiconductor memory device and forming method thereof</title><author>YAN YIFEI ; CHEN KENLI ; TONG YUCHENG</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_CN113838852A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>chi ; eng</language><creationdate>2021</creationdate><topic>ELECTRICITY</topic><toplevel>online_resources</toplevel><creatorcontrib>YAN YIFEI</creatorcontrib><creatorcontrib>CHEN KENLI</creatorcontrib><creatorcontrib>TONG YUCHENG</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>YAN YIFEI</au><au>CHEN KENLI</au><au>TONG YUCHENG</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Semiconductor memory device and forming method thereof</title><date>2021-12-24</date><risdate>2021</risdate><abstract>The invention discloses a semiconductor memory device and a forming method thereof. The semiconductor memory device comprises a substrate, a plurality of bit lines, a plurality of plugs and a gap wall structure. The bit lines are arranged on the substrate in a mutually separated manner. The plugs are disposed on the substrate and alternately disposed with the bit lines. The gap wall structure is arranged on the substrate and located between the bit line and the plug, the gap wall structure comprises a first gap layer, a first gap wall and a second gap layer, and the first gap layer, the first gap wall and the second gap layer are sequentially stacked between the side wall of the bit line and the plug. And the bottommost surface of the first gap layer and the bottommost surface of the second gap layer are not equal in height. Therefore, two gap layers can be formed between the bit line and the storage node plug, so that the condition of delay between resistance and capacitance is effectively improved. 本发明公开了半导</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language chi ; eng
recordid cdi_epo_espacenet_CN113838852A
source esp@cenet
subjects ELECTRICITY
title Semiconductor memory device and forming method thereof
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-27T05%3A55%3A21IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=YAN%20YIFEI&rft.date=2021-12-24&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3ECN113838852A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true