Sub-connector and wafer thereof
The invention discloses a sub-connector, and the sub-connector comprises a plurality of wafers installed in parallel, wherein each wafer comprises an insulator and shielding plates installed on the two sides of the insulator, a differential pair is installed in the insulator, and the shielding plate...
Gespeichert in:
Hauptverfasser: | , , , , , , |
---|---|
Format: | Patent |
Sprache: | chi ; eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | |
---|---|
container_issue | |
container_start_page | |
container_title | |
container_volume | |
creator | WU ZEDIAN LIU CHENGYIN ZHOU GUOQI MA LUFEI ZHANG SHUANG HOU SHAOJIE WANG ZHANYUN |
description | The invention discloses a sub-connector, and the sub-connector comprises a plurality of wafers installed in parallel, wherein each wafer comprises an insulator and shielding plates installed on the two sides of the insulator, a differential pair is installed in the insulator, and the shielding plates on the two sides are connected with conductors through the shielding plates to achieve contact conduction; the shielding plate comprises a main body part and a shielding plate extension area formed by extending the main body part towards the contact end, the two sides of the shielding plate connecting conductor are correspondingly contacted and conducted with the shielding plate extension areas on the two sides respectively, and the shielding plate connecting conductor is located between the adjacent differential pairs; therefore, a full-shielding surrounding structure is formed on the periphery of the contact end of any differential pair. By means of the technical scheme, the shielding plates are connected with |
format | Patent |
fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_CN113612081A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>CN113612081A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_CN113612081A3</originalsourceid><addsrcrecordid>eNrjZJAPLk3STc7Py0tNLskvUkjMS1EoT0xLLVIoyUgtSs1P42FgTUvMKU7lhdLcDIpuriHOHrqpBfnxqcUFicmpeakl8c5-hobGZoZGBhaGjsbEqAEAFYwkqw</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Sub-connector and wafer thereof</title><source>esp@cenet</source><creator>WU ZEDIAN ; LIU CHENGYIN ; ZHOU GUOQI ; MA LUFEI ; ZHANG SHUANG ; HOU SHAOJIE ; WANG ZHANYUN</creator><creatorcontrib>WU ZEDIAN ; LIU CHENGYIN ; ZHOU GUOQI ; MA LUFEI ; ZHANG SHUANG ; HOU SHAOJIE ; WANG ZHANYUN</creatorcontrib><description>The invention discloses a sub-connector, and the sub-connector comprises a plurality of wafers installed in parallel, wherein each wafer comprises an insulator and shielding plates installed on the two sides of the insulator, a differential pair is installed in the insulator, and the shielding plates on the two sides are connected with conductors through the shielding plates to achieve contact conduction; the shielding plate comprises a main body part and a shielding plate extension area formed by extending the main body part towards the contact end, the two sides of the shielding plate connecting conductor are correspondingly contacted and conducted with the shielding plate extension areas on the two sides respectively, and the shielding plate connecting conductor is located between the adjacent differential pairs; therefore, a full-shielding surrounding structure is formed on the periphery of the contact end of any differential pair. By means of the technical scheme, the shielding plates are connected with</description><language>chi ; eng</language><subject>BASIC ELECTRIC ELEMENTS ; CURRENT COLLECTORS ; ELECTRICITY ; LINE CONNECTORS</subject><creationdate>2021</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20211105&DB=EPODOC&CC=CN&NR=113612081A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20211105&DB=EPODOC&CC=CN&NR=113612081A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>WU ZEDIAN</creatorcontrib><creatorcontrib>LIU CHENGYIN</creatorcontrib><creatorcontrib>ZHOU GUOQI</creatorcontrib><creatorcontrib>MA LUFEI</creatorcontrib><creatorcontrib>ZHANG SHUANG</creatorcontrib><creatorcontrib>HOU SHAOJIE</creatorcontrib><creatorcontrib>WANG ZHANYUN</creatorcontrib><title>Sub-connector and wafer thereof</title><description>The invention discloses a sub-connector, and the sub-connector comprises a plurality of wafers installed in parallel, wherein each wafer comprises an insulator and shielding plates installed on the two sides of the insulator, a differential pair is installed in the insulator, and the shielding plates on the two sides are connected with conductors through the shielding plates to achieve contact conduction; the shielding plate comprises a main body part and a shielding plate extension area formed by extending the main body part towards the contact end, the two sides of the shielding plate connecting conductor are correspondingly contacted and conducted with the shielding plate extension areas on the two sides respectively, and the shielding plate connecting conductor is located between the adjacent differential pairs; therefore, a full-shielding surrounding structure is formed on the periphery of the contact end of any differential pair. By means of the technical scheme, the shielding plates are connected with</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>CURRENT COLLECTORS</subject><subject>ELECTRICITY</subject><subject>LINE CONNECTORS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2021</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZJAPLk3STc7Py0tNLskvUkjMS1EoT0xLLVIoyUgtSs1P42FgTUvMKU7lhdLcDIpuriHOHrqpBfnxqcUFicmpeakl8c5-hobGZoZGBhaGjsbEqAEAFYwkqw</recordid><startdate>20211105</startdate><enddate>20211105</enddate><creator>WU ZEDIAN</creator><creator>LIU CHENGYIN</creator><creator>ZHOU GUOQI</creator><creator>MA LUFEI</creator><creator>ZHANG SHUANG</creator><creator>HOU SHAOJIE</creator><creator>WANG ZHANYUN</creator><scope>EVB</scope></search><sort><creationdate>20211105</creationdate><title>Sub-connector and wafer thereof</title><author>WU ZEDIAN ; LIU CHENGYIN ; ZHOU GUOQI ; MA LUFEI ; ZHANG SHUANG ; HOU SHAOJIE ; WANG ZHANYUN</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_CN113612081A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>chi ; eng</language><creationdate>2021</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>CURRENT COLLECTORS</topic><topic>ELECTRICITY</topic><topic>LINE CONNECTORS</topic><toplevel>online_resources</toplevel><creatorcontrib>WU ZEDIAN</creatorcontrib><creatorcontrib>LIU CHENGYIN</creatorcontrib><creatorcontrib>ZHOU GUOQI</creatorcontrib><creatorcontrib>MA LUFEI</creatorcontrib><creatorcontrib>ZHANG SHUANG</creatorcontrib><creatorcontrib>HOU SHAOJIE</creatorcontrib><creatorcontrib>WANG ZHANYUN</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>WU ZEDIAN</au><au>LIU CHENGYIN</au><au>ZHOU GUOQI</au><au>MA LUFEI</au><au>ZHANG SHUANG</au><au>HOU SHAOJIE</au><au>WANG ZHANYUN</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Sub-connector and wafer thereof</title><date>2021-11-05</date><risdate>2021</risdate><abstract>The invention discloses a sub-connector, and the sub-connector comprises a plurality of wafers installed in parallel, wherein each wafer comprises an insulator and shielding plates installed on the two sides of the insulator, a differential pair is installed in the insulator, and the shielding plates on the two sides are connected with conductors through the shielding plates to achieve contact conduction; the shielding plate comprises a main body part and a shielding plate extension area formed by extending the main body part towards the contact end, the two sides of the shielding plate connecting conductor are correspondingly contacted and conducted with the shielding plate extension areas on the two sides respectively, and the shielding plate connecting conductor is located between the adjacent differential pairs; therefore, a full-shielding surrounding structure is formed on the periphery of the contact end of any differential pair. By means of the technical scheme, the shielding plates are connected with</abstract><oa>free_for_read</oa></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | |
ispartof | |
issn | |
language | chi ; eng |
recordid | cdi_epo_espacenet_CN113612081A |
source | esp@cenet |
subjects | BASIC ELECTRIC ELEMENTS CURRENT COLLECTORS ELECTRICITY LINE CONNECTORS |
title | Sub-connector and wafer thereof |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-24T14%3A18%3A16IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=WU%20ZEDIAN&rft.date=2021-11-05&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3ECN113612081A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |