Semiconductor element and manufacturing method thereof

The invention relates to a semiconductor element and a manufacturing method thereof. The method for manufacturing the semiconductor element comprises the following steps of: forming a fin structure with a stack of alternating first semiconductor layers and second semiconductor layers on a substrate;...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: YE HONGYOU, HUANG YUXIANG, CAI ZHONG'EN, LYU FANGLIANG, LIU YIJUN, LIU ZHIWEI, ZHONG JIAZHE, DU JIANDE
Format: Patent
Sprache:chi ; eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator YE HONGYOU
HUANG YUXIANG
CAI ZHONG'EN
LYU FANGLIANG
LIU YIJUN
LIU ZHIWEI
ZHONG JIAZHE
DU JIANDE
description The invention relates to a semiconductor element and a manufacturing method thereof. The method for manufacturing the semiconductor element comprises the following steps of: forming a fin structure with a stack of alternating first semiconductor layers and second semiconductor layers on a substrate; forming a dummy gate structure across the fin structure; etching the plurality of portions of the fin structure to expose the plurality of portions of the substrate; forming a source/drain stress source on the exposed portions of the substrate; removing the dummy gate structure after forming the source/drain stressor; after removing the dummy gate structure, removing the first semiconductor layer so that the second semiconductor layer is suspended between the source/drain stressors; and forming a gate structure to surround each of the suspended second semiconductor layers. Each source/drain stressor includes a first source/drain layer and a second source/drain layer over the first source/drain layer. An atomic con
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_CN113053754A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>CN113053754A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_CN113053754A3</originalsourceid><addsrcrecordid>eNrjZDALTs3NTM7PSylNLskvUkjNSc1NzStRSMxLUchNzCtNS0wuKS3KzEtXyE0tychPUSjJSC1KzU_jYWBNS8wpTuWF0twMim6uIc4euqkF-fGpxQWJyal5qSXxzn6GhsYGpsbmpiaOxsSoAQDfvS4V</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Semiconductor element and manufacturing method thereof</title><source>esp@cenet</source><creator>YE HONGYOU ; HUANG YUXIANG ; CAI ZHONG'EN ; LYU FANGLIANG ; LIU YIJUN ; LIU ZHIWEI ; ZHONG JIAZHE ; DU JIANDE</creator><creatorcontrib>YE HONGYOU ; HUANG YUXIANG ; CAI ZHONG'EN ; LYU FANGLIANG ; LIU YIJUN ; LIU ZHIWEI ; ZHONG JIAZHE ; DU JIANDE</creatorcontrib><description>The invention relates to a semiconductor element and a manufacturing method thereof. The method for manufacturing the semiconductor element comprises the following steps of: forming a fin structure with a stack of alternating first semiconductor layers and second semiconductor layers on a substrate; forming a dummy gate structure across the fin structure; etching the plurality of portions of the fin structure to expose the plurality of portions of the substrate; forming a source/drain stress source on the exposed portions of the substrate; removing the dummy gate structure after forming the source/drain stressor; after removing the dummy gate structure, removing the first semiconductor layer so that the second semiconductor layer is suspended between the source/drain stressors; and forming a gate structure to surround each of the suspended second semiconductor layers. Each source/drain stressor includes a first source/drain layer and a second source/drain layer over the first source/drain layer. An atomic con</description><language>chi ; eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2021</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20210629&amp;DB=EPODOC&amp;CC=CN&amp;NR=113053754A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20210629&amp;DB=EPODOC&amp;CC=CN&amp;NR=113053754A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>YE HONGYOU</creatorcontrib><creatorcontrib>HUANG YUXIANG</creatorcontrib><creatorcontrib>CAI ZHONG'EN</creatorcontrib><creatorcontrib>LYU FANGLIANG</creatorcontrib><creatorcontrib>LIU YIJUN</creatorcontrib><creatorcontrib>LIU ZHIWEI</creatorcontrib><creatorcontrib>ZHONG JIAZHE</creatorcontrib><creatorcontrib>DU JIANDE</creatorcontrib><title>Semiconductor element and manufacturing method thereof</title><description>The invention relates to a semiconductor element and a manufacturing method thereof. The method for manufacturing the semiconductor element comprises the following steps of: forming a fin structure with a stack of alternating first semiconductor layers and second semiconductor layers on a substrate; forming a dummy gate structure across the fin structure; etching the plurality of portions of the fin structure to expose the plurality of portions of the substrate; forming a source/drain stress source on the exposed portions of the substrate; removing the dummy gate structure after forming the source/drain stressor; after removing the dummy gate structure, removing the first semiconductor layer so that the second semiconductor layer is suspended between the source/drain stressors; and forming a gate structure to surround each of the suspended second semiconductor layers. Each source/drain stressor includes a first source/drain layer and a second source/drain layer over the first source/drain layer. An atomic con</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2021</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZDALTs3NTM7PSylNLskvUkjNSc1NzStRSMxLUchNzCtNS0wuKS3KzEtXyE0tychPUSjJSC1KzU_jYWBNS8wpTuWF0twMim6uIc4euqkF-fGpxQWJyal5qSXxzn6GhsYGpsbmpiaOxsSoAQDfvS4V</recordid><startdate>20210629</startdate><enddate>20210629</enddate><creator>YE HONGYOU</creator><creator>HUANG YUXIANG</creator><creator>CAI ZHONG'EN</creator><creator>LYU FANGLIANG</creator><creator>LIU YIJUN</creator><creator>LIU ZHIWEI</creator><creator>ZHONG JIAZHE</creator><creator>DU JIANDE</creator><scope>EVB</scope></search><sort><creationdate>20210629</creationdate><title>Semiconductor element and manufacturing method thereof</title><author>YE HONGYOU ; HUANG YUXIANG ; CAI ZHONG'EN ; LYU FANGLIANG ; LIU YIJUN ; LIU ZHIWEI ; ZHONG JIAZHE ; DU JIANDE</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_CN113053754A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>chi ; eng</language><creationdate>2021</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>YE HONGYOU</creatorcontrib><creatorcontrib>HUANG YUXIANG</creatorcontrib><creatorcontrib>CAI ZHONG'EN</creatorcontrib><creatorcontrib>LYU FANGLIANG</creatorcontrib><creatorcontrib>LIU YIJUN</creatorcontrib><creatorcontrib>LIU ZHIWEI</creatorcontrib><creatorcontrib>ZHONG JIAZHE</creatorcontrib><creatorcontrib>DU JIANDE</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>YE HONGYOU</au><au>HUANG YUXIANG</au><au>CAI ZHONG'EN</au><au>LYU FANGLIANG</au><au>LIU YIJUN</au><au>LIU ZHIWEI</au><au>ZHONG JIAZHE</au><au>DU JIANDE</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Semiconductor element and manufacturing method thereof</title><date>2021-06-29</date><risdate>2021</risdate><abstract>The invention relates to a semiconductor element and a manufacturing method thereof. The method for manufacturing the semiconductor element comprises the following steps of: forming a fin structure with a stack of alternating first semiconductor layers and second semiconductor layers on a substrate; forming a dummy gate structure across the fin structure; etching the plurality of portions of the fin structure to expose the plurality of portions of the substrate; forming a source/drain stress source on the exposed portions of the substrate; removing the dummy gate structure after forming the source/drain stressor; after removing the dummy gate structure, removing the first semiconductor layer so that the second semiconductor layer is suspended between the source/drain stressors; and forming a gate structure to surround each of the suspended second semiconductor layers. Each source/drain stressor includes a first source/drain layer and a second source/drain layer over the first source/drain layer. An atomic con</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language chi ; eng
recordid cdi_epo_espacenet_CN113053754A
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
title Semiconductor element and manufacturing method thereof
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-03T02%3A19%3A04IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=YE%20HONGYOU&rft.date=2021-06-29&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3ECN113053754A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true