Cross-clock-domain register read-write circuit and method
The invention provides a cross-clock-domain register read-write circuit and method, and the circuit comprises: a register reading circuit which is connected between a register of a slow clock domain and a bus interface of a fast clock domain, and is used for caching the data in the target register a...
Gespeichert in:
Hauptverfasser: | , , |
---|---|
Format: | Patent |
Sprache: | chi ; eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
Schreiben Sie den ersten Kommentar!