Airborne video integrated processing system

Airborne video integrated processing system

The invention provides an airborne video integrated processing system, which comprises a photoelectric converter, an FPGA, a compression chip and a dual-core processor, and is characterized in that the dual-core processor is connected with the FPGA, the compression chip, DDR3, FLASE, FC and an FPGA...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: FENG AN, JUAN PENGHUI, WAN RAN, DOU AIPING, YUAN CHEN, ZHANG GUANGHUI
Format: Patent
Sprache:chi ; eng
Schlagworte:
ELECTRIC COMMUNICATION TECHNIQUE
ELECTRICITY
PICTORIAL COMMUNICATION, e.g. TELEVISION
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator FENG AN
JUAN PENGHUI
WAN RAN
DOU AIPING
YUAN CHEN
ZHANG GUANGHUI
description The invention provides an airborne video integrated processing system, which comprises a photoelectric converter, an FPGA, a compression chip and a dual-core processor, and is characterized in that the dual-core processor is connected with the FPGA, the compression chip, DDR3, FLASE, FC and an FPGA bus adapter, the FPGA is connected with the photoelectric converter and the compression chip, and the input of the photoelectric converter is an 818 optical video signal; the dual-core processor is connected with the video processing unit through the FC; the dual-core processor is connected with thevideo processing unit through the FPGA bus adapter and the 1394B unit in sequence; the dual-core processor unit is used for converting and processing video data; a video buffer is arranged in the DDR3 memory and is used for storing video data to be processed and processed video data; and the FC unit and the 1394B unit are used for transmitting the converted IIDC video data. 本申请提供一种机载视频一体化处理系统，所述机载视频一体化处理系统包括光电转换器、FPGA、压缩
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_CN112532954A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>CN112532954A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_CN112532954A3</originalsourceid><addsrcrecordid>eNrjZNB2zCxKyi_KS1Uoy0xJzVfIzCtJTS9KLElNUSgoyk9OLS7OzEtXKK4sLknN5WFgTUvMKU7lhdLcDIpuriHOHrqpBfnxqcUFicmpeakl8c5-hoZGpsZGlqYmjsbEqAEAkv8p5A</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Airborne video integrated processing system</title><source>esp@cenet</source><creator>FENG AN ; JUAN PENGHUI ; WAN RAN ; DOU AIPING ; YUAN CHEN ; ZHANG GUANGHUI</creator><creatorcontrib>FENG AN ; JUAN PENGHUI ; WAN RAN ; DOU AIPING ; YUAN CHEN ; ZHANG GUANGHUI</creatorcontrib><description>The invention provides an airborne video integrated processing system, which comprises a photoelectric converter, an FPGA, a compression chip and a dual-core processor, and is characterized in that the dual-core processor is connected with the FPGA, the compression chip, DDR3, FLASE, FC and an FPGA bus adapter, the FPGA is connected with the photoelectric converter and the compression chip, and the input of the photoelectric converter is an 818 optical video signal; the dual-core processor is connected with the video processing unit through the FC; the dual-core processor is connected with thevideo processing unit through the FPGA bus adapter and the 1394B unit in sequence; the dual-core processor unit is used for converting and processing video data; a video buffer is arranged in the DDR3 memory and is used for storing video data to be processed and processed video data; and the FC unit and the 1394B unit are used for transmitting the converted IIDC video data. 本申请提供一种机载视频一体化处理系统，所述机载视频一体化处理系统包括光电转换器、FPGA、压缩</description><language>chi ; eng</language><subject>ELECTRIC COMMUNICATION TECHNIQUE ; ELECTRICITY ; PICTORIAL COMMUNICATION, e.g. TELEVISION</subject><creationdate>2021</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20210319&amp;DB=EPODOC&amp;CC=CN&amp;NR=112532954A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25563,76318</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20210319&amp;DB=EPODOC&amp;CC=CN&amp;NR=112532954A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>FENG AN</creatorcontrib><creatorcontrib>JUAN PENGHUI</creatorcontrib><creatorcontrib>WAN RAN</creatorcontrib><creatorcontrib>DOU AIPING</creatorcontrib><creatorcontrib>YUAN CHEN</creatorcontrib><creatorcontrib>ZHANG GUANGHUI</creatorcontrib><title>Airborne video integrated processing system</title><description>The invention provides an airborne video integrated processing system, which comprises a photoelectric converter, an FPGA, a compression chip and a dual-core processor, and is characterized in that the dual-core processor is connected with the FPGA, the compression chip, DDR3, FLASE, FC and an FPGA bus adapter, the FPGA is connected with the photoelectric converter and the compression chip, and the input of the photoelectric converter is an 818 optical video signal; the dual-core processor is connected with the video processing unit through the FC; the dual-core processor is connected with thevideo processing unit through the FPGA bus adapter and the 1394B unit in sequence; the dual-core processor unit is used for converting and processing video data; a video buffer is arranged in the DDR3 memory and is used for storing video data to be processed and processed video data; and the FC unit and the 1394B unit are used for transmitting the converted IIDC video data. 本申请提供一种机载视频一体化处理系统，所述机载视频一体化处理系统包括光电转换器、FPGA、压缩</description><subject>ELECTRIC COMMUNICATION TECHNIQUE</subject><subject>ELECTRICITY</subject><subject>PICTORIAL COMMUNICATION, e.g. TELEVISION</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2021</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZNB2zCxKyi_KS1Uoy0xJzVfIzCtJTS9KLElNUSgoyk9OLS7OzEtXKK4sLknN5WFgTUvMKU7lhdLcDIpuriHOHrqpBfnxqcUFicmpeakl8c5-hoZGpsZGlqYmjsbEqAEAkv8p5A</recordid><startdate>20210319</startdate><enddate>20210319</enddate><creator>FENG AN</creator><creator>JUAN PENGHUI</creator><creator>WAN RAN</creator><creator>DOU AIPING</creator><creator>YUAN CHEN</creator><creator>ZHANG GUANGHUI</creator><scope>EVB</scope></search><sort><creationdate>20210319</creationdate><title>Airborne video integrated processing system</title><author>FENG AN ; JUAN PENGHUI ; WAN RAN ; DOU AIPING ; YUAN CHEN ; ZHANG GUANGHUI</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_CN112532954A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>chi ; eng</language><creationdate>2021</creationdate><topic>ELECTRIC COMMUNICATION TECHNIQUE</topic><topic>ELECTRICITY</topic><topic>PICTORIAL COMMUNICATION, e.g. TELEVISION</topic><toplevel>online_resources</toplevel><creatorcontrib>FENG AN</creatorcontrib><creatorcontrib>JUAN PENGHUI</creatorcontrib><creatorcontrib>WAN RAN</creatorcontrib><creatorcontrib>DOU AIPING</creatorcontrib><creatorcontrib>YUAN CHEN</creatorcontrib><creatorcontrib>ZHANG GUANGHUI</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>FENG AN</au><au>JUAN PENGHUI</au><au>WAN RAN</au><au>DOU AIPING</au><au>YUAN CHEN</au><au>ZHANG GUANGHUI</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Airborne video integrated processing system</title><date>2021-03-19</date><risdate>2021</risdate><abstract>The invention provides an airborne video integrated processing system, which comprises a photoelectric converter, an FPGA, a compression chip and a dual-core processor, and is characterized in that the dual-core processor is connected with the FPGA, the compression chip, DDR3, FLASE, FC and an FPGA bus adapter, the FPGA is connected with the photoelectric converter and the compression chip, and the input of the photoelectric converter is an 818 optical video signal; the dual-core processor is connected with the video processing unit through the FC; the dual-core processor is connected with thevideo processing unit through the FPGA bus adapter and the 1394B unit in sequence; the dual-core processor unit is used for converting and processing video data; a video buffer is arranged in the DDR3 memory and is used for storing video data to be processed and processed video data; and the FC unit and the 1394B unit are used for transmitting the converted IIDC video data. 本申请提供一种机载视频一体化处理系统，所述机载视频一体化处理系统包括光电转换器、FPGA、压缩</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language chi ; eng
recordid cdi_epo_espacenet_CN112532954A
source esp@cenet
subjects ELECTRIC COMMUNICATION TECHNIQUE
ELECTRICITY
PICTORIAL COMMUNICATION, e.g. TELEVISION
title Airborne video integrated processing system
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-12T14%3A22%3A36IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=FENG%20AN&rft.date=2021-03-19&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3ECN112532954A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true