Dynamic comparator and method for offset calibration of analog-to-digital converter
The invention belongs to the field of analog integrated circuits, and particularly relates to a dynamic comparator and method for offset calibration of an analog-to-digital converter, and the dynamiccomparator comprises a first-stage preamplifier, a second-stage preamplifier, a third-stage preamplif...
Gespeichert in:
| Hauptverfasser: | , , , , , |
|---|---|
| Format: | Patent |
| Sprache: | chi ; eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | HU BINGXIANG YANG RUIJIA WANG ZIXIN YUAN FENGJIANG YAO JIANFENG ZHANG SHUN |
| description | The invention belongs to the field of analog integrated circuits, and particularly relates to a dynamic comparator and method for offset calibration of an analog-to-digital converter, and the dynamiccomparator comprises a first-stage preamplifier, a second-stage preamplifier, a third-stage preamplifier, a fourth-stage preamplifier and a latch which are connected in sequence. The input end of thefirst-stage preamplifier is connected with an input signal switch and a first switch, and the output end of the first-stage preamplifier is connected with the upper-stage plate of a first calibrationcapacitor; the input end of the second-stage preamplifier is connected with a second switch and the lower-stage plate of the first calibration capacitor, and the output end of the second-stage preamplifier is connected with the upper-stage plate of a second calibration capacitor; the input end of the three-stage pre-amplifier is connected with the third switch and the lower-stage plate of the second calibration capacitor, a |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_CN112422128A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>CN112422128A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_CN112422128A3</originalsourceid><addsrcrecordid>eNqNzDEOAiEQBVAaC7N6BzwABWhha1Y3Vjbab0YYVhJgCExMvL0UHsDq5_-8_LW4nz8ZUrDSUipQgalKyE4m5Bc56Xsl7xuytBDDs4NAuU8dQaRFMSkXlsAQ-0N-Y2WsG7HyEBtufzmI3XR5jFeFhWZsBSxm5Hm8aW0OxmhzPO3_MV9nCTiJ</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Dynamic comparator and method for offset calibration of analog-to-digital converter</title><source>esp@cenet</source><creator>HU BINGXIANG ; YANG RUIJIA ; WANG ZIXIN ; YUAN FENGJIANG ; YAO JIANFENG ; ZHANG SHUN</creator><creatorcontrib>HU BINGXIANG ; YANG RUIJIA ; WANG ZIXIN ; YUAN FENGJIANG ; YAO JIANFENG ; ZHANG SHUN</creatorcontrib><description>The invention belongs to the field of analog integrated circuits, and particularly relates to a dynamic comparator and method for offset calibration of an analog-to-digital converter, and the dynamiccomparator comprises a first-stage preamplifier, a second-stage preamplifier, a third-stage preamplifier, a fourth-stage preamplifier and a latch which are connected in sequence. The input end of thefirst-stage preamplifier is connected with an input signal switch and a first switch, and the output end of the first-stage preamplifier is connected with the upper-stage plate of a first calibrationcapacitor; the input end of the second-stage preamplifier is connected with a second switch and the lower-stage plate of the first calibration capacitor, and the output end of the second-stage preamplifier is connected with the upper-stage plate of a second calibration capacitor; the input end of the three-stage pre-amplifier is connected with the third switch and the lower-stage plate of the second calibration capacitor, a</description><language>chi ; eng</language><subject>BASIC ELECTRONIC CIRCUITRY ; CODE CONVERSION IN GENERAL ; CODING ; DECODING ; ELECTRICITY</subject><creationdate>2021</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20210226&DB=EPODOC&CC=CN&NR=112422128A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20210226&DB=EPODOC&CC=CN&NR=112422128A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>HU BINGXIANG</creatorcontrib><creatorcontrib>YANG RUIJIA</creatorcontrib><creatorcontrib>WANG ZIXIN</creatorcontrib><creatorcontrib>YUAN FENGJIANG</creatorcontrib><creatorcontrib>YAO JIANFENG</creatorcontrib><creatorcontrib>ZHANG SHUN</creatorcontrib><title>Dynamic comparator and method for offset calibration of analog-to-digital converter</title><description>The invention belongs to the field of analog integrated circuits, and particularly relates to a dynamic comparator and method for offset calibration of an analog-to-digital converter, and the dynamiccomparator comprises a first-stage preamplifier, a second-stage preamplifier, a third-stage preamplifier, a fourth-stage preamplifier and a latch which are connected in sequence. The input end of thefirst-stage preamplifier is connected with an input signal switch and a first switch, and the output end of the first-stage preamplifier is connected with the upper-stage plate of a first calibrationcapacitor; the input end of the second-stage preamplifier is connected with a second switch and the lower-stage plate of the first calibration capacitor, and the output end of the second-stage preamplifier is connected with the upper-stage plate of a second calibration capacitor; the input end of the three-stage pre-amplifier is connected with the third switch and the lower-stage plate of the second calibration capacitor, a</description><subject>BASIC ELECTRONIC CIRCUITRY</subject><subject>CODE CONVERSION IN GENERAL</subject><subject>CODING</subject><subject>DECODING</subject><subject>ELECTRICITY</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2021</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNzDEOAiEQBVAaC7N6BzwABWhha1Y3Vjbab0YYVhJgCExMvL0UHsDq5_-8_LW4nz8ZUrDSUipQgalKyE4m5Bc56Xsl7xuytBDDs4NAuU8dQaRFMSkXlsAQ-0N-Y2WsG7HyEBtufzmI3XR5jFeFhWZsBSxm5Hm8aW0OxmhzPO3_MV9nCTiJ</recordid><startdate>20210226</startdate><enddate>20210226</enddate><creator>HU BINGXIANG</creator><creator>YANG RUIJIA</creator><creator>WANG ZIXIN</creator><creator>YUAN FENGJIANG</creator><creator>YAO JIANFENG</creator><creator>ZHANG SHUN</creator><scope>EVB</scope></search><sort><creationdate>20210226</creationdate><title>Dynamic comparator and method for offset calibration of analog-to-digital converter</title><author>HU BINGXIANG ; YANG RUIJIA ; WANG ZIXIN ; YUAN FENGJIANG ; YAO JIANFENG ; ZHANG SHUN</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_CN112422128A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>chi ; eng</language><creationdate>2021</creationdate><topic>BASIC ELECTRONIC CIRCUITRY</topic><topic>CODE CONVERSION IN GENERAL</topic><topic>CODING</topic><topic>DECODING</topic><topic>ELECTRICITY</topic><toplevel>online_resources</toplevel><creatorcontrib>HU BINGXIANG</creatorcontrib><creatorcontrib>YANG RUIJIA</creatorcontrib><creatorcontrib>WANG ZIXIN</creatorcontrib><creatorcontrib>YUAN FENGJIANG</creatorcontrib><creatorcontrib>YAO JIANFENG</creatorcontrib><creatorcontrib>ZHANG SHUN</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>HU BINGXIANG</au><au>YANG RUIJIA</au><au>WANG ZIXIN</au><au>YUAN FENGJIANG</au><au>YAO JIANFENG</au><au>ZHANG SHUN</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Dynamic comparator and method for offset calibration of analog-to-digital converter</title><date>2021-02-26</date><risdate>2021</risdate><abstract>The invention belongs to the field of analog integrated circuits, and particularly relates to a dynamic comparator and method for offset calibration of an analog-to-digital converter, and the dynamiccomparator comprises a first-stage preamplifier, a second-stage preamplifier, a third-stage preamplifier, a fourth-stage preamplifier and a latch which are connected in sequence. The input end of thefirst-stage preamplifier is connected with an input signal switch and a first switch, and the output end of the first-stage preamplifier is connected with the upper-stage plate of a first calibrationcapacitor; the input end of the second-stage preamplifier is connected with a second switch and the lower-stage plate of the first calibration capacitor, and the output end of the second-stage preamplifier is connected with the upper-stage plate of a second calibration capacitor; the input end of the three-stage pre-amplifier is connected with the third switch and the lower-stage plate of the second calibration capacitor, a</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | chi ; eng |
| recordid | cdi_epo_espacenet_CN112422128A |
| source | esp@cenet |
| subjects | BASIC ELECTRONIC CIRCUITRY CODE CONVERSION IN GENERAL CODING DECODING ELECTRICITY |
| title | Dynamic comparator and method for offset calibration of analog-to-digital converter |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-07T00%3A28%3A42IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=HU%20BINGXIANG&rft.date=2021-02-26&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3ECN112422128A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |