DIFFERENTIATOR CIRCUIT

A circuit (500) includes a multiplexer (505) having a first input, a second input, a control input, and an output. The circuit (500) further includes a first register (520A) having an input coupled tothe output of the multiplexer (505) and an output. The circuit (500) further includes a second regis...

Ausführliche Beschreibung

Gespeichert in:

Bibliographische Detailangaben
1. Verfasser:	YU SHAWN XIANGGANG
Format:	Patent
Sprache:	chi ; eng
Schlagworte:	BASIC ELECTRONIC CIRCUITRY CODE CONVERSION IN GENERAL CODING DECODING ELECTRICITY
Online-Zugang:	Volltext bestellen
Tags:	Tag hinzufügen Keine Tags, Fügen Sie den ersten Tag hinzu!

container_end_page
container_issue
container_start_page
container_title
container_volume
creator	YU SHAWN XIANGGANG
description	A circuit (500) includes a multiplexer (505) having a first input, a second input, a control input, and an output. The circuit (500) further includes a first register (520A) having an input coupled tothe output of the multiplexer (505) and an output. The circuit (500) further includes a second register (520X) having an input coupled to the output of the first register (520A) and an output. The circuit (500) further includes a subtractor (515) having a first input coupled to the output of the multiplexer (505) and a second input coupled to the output of the second register(520X). The circuit (500) further includes a third register (510) having an input coupled to the output of the subtractor (515) and an output coupled to the first input of the multiplexer (505). 一种电路(500)包括具有第一输入、第二输入、控制输入和输出的多路复用器(505)。该电路(500)还包括具有耦合到多路复用器(505)的输出的输入以及输出的第一寄存器(520A)。该电路(500)还包括具有耦合到第一寄存器(520A)的输出的输入以及输出的第二寄存器(520X)。该电路(500)还包括具有耦合到多路复用器(505)的输出的第一输入和耦合到第二寄存器(520X)的输出的第二输入的减法器(515)。该电路(500)还包括具有耦合到减法器(515)的输出的输入和耦合到多路复用器(505
format	Patent
fullrecord	<record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_CN111801896A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>CN111801896A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_CN111801896A3</originalsourceid><addsrcrecordid>eNrjZBBz8XRzcw1y9QvxdAzxD1Jw9gxyDvUM4WFgTUvMKU7lhdLcDIpuriHOHrqpBfnxqcUFicmpeakl8c5-hoaGFgaGFpZmjsbEqAEAwjwfTA</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>DIFFERENTIATOR CIRCUIT</title><source>esp@cenet</source><creator>YU SHAWN XIANGGANG</creator><creatorcontrib>YU SHAWN XIANGGANG</creatorcontrib><description>A circuit (500) includes a multiplexer (505) having a first input, a second input, a control input, and an output. The circuit (500) further includes a first register (520A) having an input coupled tothe output of the multiplexer (505) and an output. The circuit (500) further includes a second register (520X) having an input coupled to the output of the first register (520A) and an output. The circuit (500) further includes a subtractor (515) having a first input coupled to the output of the multiplexer (505) and a second input coupled to the output of the second register(520X). The circuit (500) further includes a third register (510) having an input coupled to the output of the subtractor (515) and an output coupled to the first input of the multiplexer (505). 一种电路(500)包括具有第一输入、第二输入、控制输入和输出的多路复用器(505)。该电路(500)还包括具有耦合到多路复用器(505)的输出的输入以及输出的第一寄存器(520A)。该电路(500)还包括具有耦合到第一寄存器(520A)的输出的输入以及输出的第二寄存器(520X)。该电路(500)还包括具有耦合到多路复用器(505)的输出的第一输入和耦合到第二寄存器(520X)的输出的第二输入的减法器(515)。该电路(500)还包括具有耦合到减法器(515)的输出的输入和耦合到多路复用器(505</description><language>chi ; eng</language><subject>BASIC ELECTRONIC CIRCUITRY ; CODE CONVERSION IN GENERAL ; CODING ; DECODING ; ELECTRICITY</subject><creationdate>2020</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20201020&DB=EPODOC&CC=CN&NR=111801896A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20201020&DB=EPODOC&CC=CN&NR=111801896A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>YU SHAWN XIANGGANG</creatorcontrib><title>DIFFERENTIATOR CIRCUIT</title><description>A circuit (500) includes a multiplexer (505) having a first input, a second input, a control input, and an output. The circuit (500) further includes a first register (520A) having an input coupled tothe output of the multiplexer (505) and an output. The circuit (500) further includes a second register (520X) having an input coupled to the output of the first register (520A) and an output. The circuit (500) further includes a subtractor (515) having a first input coupled to the output of the multiplexer (505) and a second input coupled to the output of the second register(520X). The circuit (500) further includes a third register (510) having an input coupled to the output of the subtractor (515) and an output coupled to the first input of the multiplexer (505). 一种电路(500)包括具有第一输入、第二输入、控制输入和输出的多路复用器(505)。该电路(500)还包括具有耦合到多路复用器(505)的输出的输入以及输出的第一寄存器(520A)。该电路(500)还包括具有耦合到第一寄存器(520A)的输出的输入以及输出的第二寄存器(520X)。该电路(500)还包括具有耦合到多路复用器(505)的输出的第一输入和耦合到第二寄存器(520X)的输出的第二输入的减法器(515)。该电路(500)还包括具有耦合到减法器(515)的输出的输入和耦合到多路复用器(505</description><subject>BASIC ELECTRONIC CIRCUITRY</subject><subject>CODE CONVERSION IN GENERAL</subject><subject>CODING</subject><subject>DECODING</subject><subject>ELECTRICITY</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2020</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZBBz8XRzcw1y9QvxdAzxD1Jw9gxyDvUM4WFgTUvMKU7lhdLcDIpuriHOHrqpBfnxqcUFicmpeakl8c5-hoaGFgaGFpZmjsbEqAEAwjwfTA</recordid><startdate>20201020</startdate><enddate>20201020</enddate><creator>YU SHAWN XIANGGANG</creator><scope>EVB</scope></search><sort><creationdate>20201020</creationdate><title>DIFFERENTIATOR CIRCUIT</title><author>YU SHAWN XIANGGANG</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_CN111801896A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>chi ; eng</language><creationdate>2020</creationdate><topic>BASIC ELECTRONIC CIRCUITRY</topic><topic>CODE CONVERSION IN GENERAL</topic><topic>CODING</topic><topic>DECODING</topic><topic>ELECTRICITY</topic><toplevel>online_resources</toplevel><creatorcontrib>YU SHAWN XIANGGANG</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>YU SHAWN XIANGGANG</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>DIFFERENTIATOR CIRCUIT</title><date>2020-10-20</date><risdate>2020</risdate><abstract>A circuit (500) includes a multiplexer (505) having a first input, a second input, a control input, and an output. The circuit (500) further includes a first register (520A) having an input coupled tothe output of the multiplexer (505) and an output. The circuit (500) further includes a second register (520X) having an input coupled to the output of the first register (520A) and an output. The circuit (500) further includes a subtractor (515) having a first input coupled to the output of the multiplexer (505) and a second input coupled to the output of the second register(520X). The circuit (500) further includes a third register (510) having an input coupled to the output of the subtractor (515) and an output coupled to the first input of the multiplexer (505). 一种电路(500)包括具有第一输入、第二输入、控制输入和输出的多路复用器(505)。该电路(500)还包括具有耦合到多路复用器(505)的输出的输入以及输出的第一寄存器(520A)。该电路(500)还包括具有耦合到第一寄存器(520A)的输出的输入以及输出的第二寄存器(520X)。该电路(500)还包括具有耦合到多路复用器(505)的输出的第一输入和耦合到第二寄存器(520X)的输出的第二输入的减法器(515)。该电路(500)还包括具有耦合到减法器(515)的输出的输入和耦合到多路复用器(505</abstract><oa>free_for_read</oa></addata></record>
fulltext	fulltext_linktorsrc
identifier
ispartof
issn
language	chi ; eng
recordid	cdi_epo_espacenet_CN111801896A
source	esp@cenet
subjects	BASIC ELECTRONIC CIRCUITRY CODE CONVERSION IN GENERAL CODING DECODING ELECTRICITY
title	DIFFERENTIATOR CIRCUIT
url	https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-04T23%3A15%3A16IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=YU%20SHAWN%20XIANGGANG&rft.date=2020-10-20&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3ECN111801896A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true