Memory management apparatus and method for managing different page tables for different privilege levels

The invention relates to a memory management apparatus and a method for managing different page tables for different privilege levels. Provided are an apparatus and a method for managing different page tables for different privilege levels. For example, one embodiment of a processor comprises: a fir...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: RODGERS SCOTT DION, CHAPPELL ROBERT S, HUNTLEY BARRY E
Format: Patent
Sprache:chi ; eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator RODGERS SCOTT DION
CHAPPELL ROBERT S
HUNTLEY BARRY E
description The invention relates to a memory management apparatus and a method for managing different page tables for different privilege levels. Provided are an apparatus and a method for managing different page tables for different privilege levels. For example, one embodiment of a processor comprises: a first control register to store a first base address associated with program code executed at a first privilege level; a second control register to store a second base address associated with program code executed at a second privilege level lower than the first privilege level; and address translationcircuitry to identify a first base translation table using the first base address responsive to a first address translation request originating from the program code executed at the first privilege level and to identify a second base translation table using the second base address responsive to a second address translation request originating from the program code executed at the second privilegelevel. 本公开涉及为不同权限级别管理不同页表
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_CN111752865A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>CN111752865A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_CN111752865A3</originalsourceid><addsrcrecordid>eNqNyzsOwjAURFE3FAjYw2MBFAYFaFEEooGKPnrgcWLJP9kmErsnfApKqinumbHoTnAhPcix5xYOvhDHyInLPRN7RQ6lC4p0SB9jfEvKaI30snE4UeGrRX6Tn5JMbyyGbNHD5qkYabYZs-9OxPywv9THBWJokCPf4FGa-iyl3FTL7brarf4xTzPsQLo</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Memory management apparatus and method for managing different page tables for different privilege levels</title><source>esp@cenet</source><creator>RODGERS SCOTT DION ; CHAPPELL ROBERT S ; HUNTLEY BARRY E</creator><creatorcontrib>RODGERS SCOTT DION ; CHAPPELL ROBERT S ; HUNTLEY BARRY E</creatorcontrib><description>The invention relates to a memory management apparatus and a method for managing different page tables for different privilege levels. Provided are an apparatus and a method for managing different page tables for different privilege levels. For example, one embodiment of a processor comprises: a first control register to store a first base address associated with program code executed at a first privilege level; a second control register to store a second base address associated with program code executed at a second privilege level lower than the first privilege level; and address translationcircuitry to identify a first base translation table using the first base address responsive to a first address translation request originating from the program code executed at the first privilege level and to identify a second base translation table using the second base address responsive to a second address translation request originating from the program code executed at the second privilegelevel. 本公开涉及为不同权限级别管理不同页表</description><language>chi ; eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>2020</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20201009&amp;DB=EPODOC&amp;CC=CN&amp;NR=111752865A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76290</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20201009&amp;DB=EPODOC&amp;CC=CN&amp;NR=111752865A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>RODGERS SCOTT DION</creatorcontrib><creatorcontrib>CHAPPELL ROBERT S</creatorcontrib><creatorcontrib>HUNTLEY BARRY E</creatorcontrib><title>Memory management apparatus and method for managing different page tables for different privilege levels</title><description>The invention relates to a memory management apparatus and a method for managing different page tables for different privilege levels. Provided are an apparatus and a method for managing different page tables for different privilege levels. For example, one embodiment of a processor comprises: a first control register to store a first base address associated with program code executed at a first privilege level; a second control register to store a second base address associated with program code executed at a second privilege level lower than the first privilege level; and address translationcircuitry to identify a first base translation table using the first base address responsive to a first address translation request originating from the program code executed at the first privilege level and to identify a second base translation table using the second base address responsive to a second address translation request originating from the program code executed at the second privilegelevel. 本公开涉及为不同权限级别管理不同页表</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2020</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNyzsOwjAURFE3FAjYw2MBFAYFaFEEooGKPnrgcWLJP9kmErsnfApKqinumbHoTnAhPcix5xYOvhDHyInLPRN7RQ6lC4p0SB9jfEvKaI30snE4UeGrRX6Tn5JMbyyGbNHD5qkYabYZs-9OxPywv9THBWJokCPf4FGa-iyl3FTL7brarf4xTzPsQLo</recordid><startdate>20201009</startdate><enddate>20201009</enddate><creator>RODGERS SCOTT DION</creator><creator>CHAPPELL ROBERT S</creator><creator>HUNTLEY BARRY E</creator><scope>EVB</scope></search><sort><creationdate>20201009</creationdate><title>Memory management apparatus and method for managing different page tables for different privilege levels</title><author>RODGERS SCOTT DION ; CHAPPELL ROBERT S ; HUNTLEY BARRY E</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_CN111752865A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>chi ; eng</language><creationdate>2020</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>RODGERS SCOTT DION</creatorcontrib><creatorcontrib>CHAPPELL ROBERT S</creatorcontrib><creatorcontrib>HUNTLEY BARRY E</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>RODGERS SCOTT DION</au><au>CHAPPELL ROBERT S</au><au>HUNTLEY BARRY E</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Memory management apparatus and method for managing different page tables for different privilege levels</title><date>2020-10-09</date><risdate>2020</risdate><abstract>The invention relates to a memory management apparatus and a method for managing different page tables for different privilege levels. Provided are an apparatus and a method for managing different page tables for different privilege levels. For example, one embodiment of a processor comprises: a first control register to store a first base address associated with program code executed at a first privilege level; a second control register to store a second base address associated with program code executed at a second privilege level lower than the first privilege level; and address translationcircuitry to identify a first base translation table using the first base address responsive to a first address translation request originating from the program code executed at the first privilege level and to identify a second base translation table using the second base address responsive to a second address translation request originating from the program code executed at the second privilegelevel. 本公开涉及为不同权限级别管理不同页表</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language chi ; eng
recordid cdi_epo_espacenet_CN111752865A
source esp@cenet
subjects CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
title Memory management apparatus and method for managing different page tables for different privilege levels
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-01T14%3A21%3A50IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=RODGERS%20SCOTT%20DION&rft.date=2020-10-09&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3ECN111752865A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true