Dynamic gate drive system and control method

A switching circuit includes a semiconductor switch having a Gate terminal, and includes first, second, third, and fourth Gate resistors. The Gate resistors have upstream and downstream ends relativeto a location of the semiconductor switch or a driven load. The downstream ends connect to the Gate t...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: ALAM MOHAMMED K, VADULA SUBRAMANIAN, KADRY SYED M, CAWTHORNE WILLIAM R, TAMAI GORO, ANWAR MOHAMMAD N, BASHER KOROBI
Format: Patent
Sprache:chi ; eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator ALAM MOHAMMED K
VADULA SUBRAMANIAN
KADRY SYED M
CAWTHORNE WILLIAM R
TAMAI GORO
ANWAR MOHAMMAD N
BASHER KOROBI
description A switching circuit includes a semiconductor switch having a Gate terminal, and includes first, second, third, and fourth Gate resistors. The Gate resistors have upstream and downstream ends relativeto a location of the semiconductor switch or a driven load. The downstream ends connect to the Gate terminal. First, second, third, and fourth buffer switches have Gate terminals and Source terminals,with the Source terminals connected to the upstream ends of the first, second, third, and fourth Gate resistors, respectively. An optional Gate driver integrated circuit (IC) connects to the Gate terminals of the buffer switches. A microcontroller, responsive to circuit measurements, selects switching control values and Gate resistor identities based on the measurements, and transmits switching control signals and a Gate resistor selection signal to select on/off states of the buffer switches and an optimum switching speed for the semiconductor switch. 一种开关电路,包括具有栅极端子的半导体开关,并且包括第一、第二、第三和第四栅极电阻。栅极电阻具有相对于半导体开关或被驱动负载的位置来
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_CN111740679A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>CN111740679A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_CN111740679A3</originalsourceid><addsrcrecordid>eNrjZNBxqcxLzM1MVkhPLElVSCnKLEtVKK4sLknNVUjMS1FIzs8rKcrPUchNLcnIT-FhYE1LzClO5YXS3AyKbq4hzh66qQX58anFBYnJqXmpJfHOfoaGhuYmBmbmlo7GxKgBAIY-KbU</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Dynamic gate drive system and control method</title><source>esp@cenet</source><creator>ALAM MOHAMMED K ; VADULA SUBRAMANIAN ; KADRY SYED M ; CAWTHORNE WILLIAM R ; TAMAI GORO ; ANWAR MOHAMMAD N ; BASHER KOROBI</creator><creatorcontrib>ALAM MOHAMMED K ; VADULA SUBRAMANIAN ; KADRY SYED M ; CAWTHORNE WILLIAM R ; TAMAI GORO ; ANWAR MOHAMMAD N ; BASHER KOROBI</creatorcontrib><description>A switching circuit includes a semiconductor switch having a Gate terminal, and includes first, second, third, and fourth Gate resistors. The Gate resistors have upstream and downstream ends relativeto a location of the semiconductor switch or a driven load. The downstream ends connect to the Gate terminal. First, second, third, and fourth buffer switches have Gate terminals and Source terminals,with the Source terminals connected to the upstream ends of the first, second, third, and fourth Gate resistors, respectively. An optional Gate driver integrated circuit (IC) connects to the Gate terminals of the buffer switches. A microcontroller, responsive to circuit measurements, selects switching control values and Gate resistor identities based on the measurements, and transmits switching control signals and a Gate resistor selection signal to select on/off states of the buffer switches and an optimum switching speed for the semiconductor switch. 一种开关电路,包括具有栅极端子的半导体开关,并且包括第一、第二、第三和第四栅极电阻。栅极电阻具有相对于半导体开关或被驱动负载的位置来</description><language>chi ; eng</language><subject>APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC,OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWERSUPPLY SYSTEMS ; CONTROL OR REGULATION OF ELECTRIC MOTORS, ELECTRIC GENERATORSOR DYNAMO-ELECTRIC CONVERTERS ; CONTROL OR REGULATION THEREOF ; CONTROLLING TRANSFORMERS, REACTORS OR CHOKE COILS ; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUTPOWER ; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER ; ELECTRICITY ; GENERATION</subject><creationdate>2020</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20201002&amp;DB=EPODOC&amp;CC=CN&amp;NR=111740679A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20201002&amp;DB=EPODOC&amp;CC=CN&amp;NR=111740679A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>ALAM MOHAMMED K</creatorcontrib><creatorcontrib>VADULA SUBRAMANIAN</creatorcontrib><creatorcontrib>KADRY SYED M</creatorcontrib><creatorcontrib>CAWTHORNE WILLIAM R</creatorcontrib><creatorcontrib>TAMAI GORO</creatorcontrib><creatorcontrib>ANWAR MOHAMMAD N</creatorcontrib><creatorcontrib>BASHER KOROBI</creatorcontrib><title>Dynamic gate drive system and control method</title><description>A switching circuit includes a semiconductor switch having a Gate terminal, and includes first, second, third, and fourth Gate resistors. The Gate resistors have upstream and downstream ends relativeto a location of the semiconductor switch or a driven load. The downstream ends connect to the Gate terminal. First, second, third, and fourth buffer switches have Gate terminals and Source terminals,with the Source terminals connected to the upstream ends of the first, second, third, and fourth Gate resistors, respectively. An optional Gate driver integrated circuit (IC) connects to the Gate terminals of the buffer switches. A microcontroller, responsive to circuit measurements, selects switching control values and Gate resistor identities based on the measurements, and transmits switching control signals and a Gate resistor selection signal to select on/off states of the buffer switches and an optimum switching speed for the semiconductor switch. 一种开关电路,包括具有栅极端子的半导体开关,并且包括第一、第二、第三和第四栅极电阻。栅极电阻具有相对于半导体开关或被驱动负载的位置来</description><subject>APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC,OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWERSUPPLY SYSTEMS</subject><subject>CONTROL OR REGULATION OF ELECTRIC MOTORS, ELECTRIC GENERATORSOR DYNAMO-ELECTRIC CONVERTERS</subject><subject>CONTROL OR REGULATION THEREOF</subject><subject>CONTROLLING TRANSFORMERS, REACTORS OR CHOKE COILS</subject><subject>CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUTPOWER</subject><subject>CONVERSION OR DISTRIBUTION OF ELECTRIC POWER</subject><subject>ELECTRICITY</subject><subject>GENERATION</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2020</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZNBxqcxLzM1MVkhPLElVSCnKLEtVKK4sLknNVUjMS1FIzs8rKcrPUchNLcnIT-FhYE1LzClO5YXS3AyKbq4hzh66qQX58anFBYnJqXmpJfHOfoaGhuYmBmbmlo7GxKgBAIY-KbU</recordid><startdate>20201002</startdate><enddate>20201002</enddate><creator>ALAM MOHAMMED K</creator><creator>VADULA SUBRAMANIAN</creator><creator>KADRY SYED M</creator><creator>CAWTHORNE WILLIAM R</creator><creator>TAMAI GORO</creator><creator>ANWAR MOHAMMAD N</creator><creator>BASHER KOROBI</creator><scope>EVB</scope></search><sort><creationdate>20201002</creationdate><title>Dynamic gate drive system and control method</title><author>ALAM MOHAMMED K ; VADULA SUBRAMANIAN ; KADRY SYED M ; CAWTHORNE WILLIAM R ; TAMAI GORO ; ANWAR MOHAMMAD N ; BASHER KOROBI</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_CN111740679A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>chi ; eng</language><creationdate>2020</creationdate><topic>APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC,OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWERSUPPLY SYSTEMS</topic><topic>CONTROL OR REGULATION OF ELECTRIC MOTORS, ELECTRIC GENERATORSOR DYNAMO-ELECTRIC CONVERTERS</topic><topic>CONTROL OR REGULATION THEREOF</topic><topic>CONTROLLING TRANSFORMERS, REACTORS OR CHOKE COILS</topic><topic>CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUTPOWER</topic><topic>CONVERSION OR DISTRIBUTION OF ELECTRIC POWER</topic><topic>ELECTRICITY</topic><topic>GENERATION</topic><toplevel>online_resources</toplevel><creatorcontrib>ALAM MOHAMMED K</creatorcontrib><creatorcontrib>VADULA SUBRAMANIAN</creatorcontrib><creatorcontrib>KADRY SYED M</creatorcontrib><creatorcontrib>CAWTHORNE WILLIAM R</creatorcontrib><creatorcontrib>TAMAI GORO</creatorcontrib><creatorcontrib>ANWAR MOHAMMAD N</creatorcontrib><creatorcontrib>BASHER KOROBI</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>ALAM MOHAMMED K</au><au>VADULA SUBRAMANIAN</au><au>KADRY SYED M</au><au>CAWTHORNE WILLIAM R</au><au>TAMAI GORO</au><au>ANWAR MOHAMMAD N</au><au>BASHER KOROBI</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Dynamic gate drive system and control method</title><date>2020-10-02</date><risdate>2020</risdate><abstract>A switching circuit includes a semiconductor switch having a Gate terminal, and includes first, second, third, and fourth Gate resistors. The Gate resistors have upstream and downstream ends relativeto a location of the semiconductor switch or a driven load. The downstream ends connect to the Gate terminal. First, second, third, and fourth buffer switches have Gate terminals and Source terminals,with the Source terminals connected to the upstream ends of the first, second, third, and fourth Gate resistors, respectively. An optional Gate driver integrated circuit (IC) connects to the Gate terminals of the buffer switches. A microcontroller, responsive to circuit measurements, selects switching control values and Gate resistor identities based on the measurements, and transmits switching control signals and a Gate resistor selection signal to select on/off states of the buffer switches and an optimum switching speed for the semiconductor switch. 一种开关电路,包括具有栅极端子的半导体开关,并且包括第一、第二、第三和第四栅极电阻。栅极电阻具有相对于半导体开关或被驱动负载的位置来</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language chi ; eng
recordid cdi_epo_espacenet_CN111740679A
source esp@cenet
subjects APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC,OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWERSUPPLY SYSTEMS
CONTROL OR REGULATION OF ELECTRIC MOTORS, ELECTRIC GENERATORSOR DYNAMO-ELECTRIC CONVERTERS
CONTROL OR REGULATION THEREOF
CONTROLLING TRANSFORMERS, REACTORS OR CHOKE COILS
CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUTPOWER
CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
ELECTRICITY
GENERATION
title Dynamic gate drive system and control method
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-26T18%3A22%3A52IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=ALAM%20MOHAMMED%20K&rft.date=2020-10-02&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3ECN111740679A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true