Semiconductor device and manufacturing method thereof

The present disclosure provides a semiconductor device and a manufacturing method thereof. The semiconductor device includes a substrate, a first active region, a second active region, and a gate structure. The first active region and the second active region are disposed in the substrate. The gate...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
1. Verfasser: WU TIEHIANG
Format: Patent
Sprache:chi ; eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator WU TIEHIANG
description The present disclosure provides a semiconductor device and a manufacturing method thereof. The semiconductor device includes a substrate, a first active region, a second active region, and a gate structure. The first active region and the second active region are disposed in the substrate. The gate structure includes a bottom, a first sidewall attached to the first active region, and a second sidewall attached to the second active region. The first sidewall and the bottom have a first point of intersection, and the first sidewall and a first horizontal line starting from the first point towardthe substrate have a first included angle. The second sidewall and the bottom have a second point of intersection, and the second sidewall and a second horizontal line starting from the second pointtoward the substrate have a second included angle. The first included angle is different from the second included angle. According to the invention, even if the size of the semiconductor device is reduced, the distance between
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_CN111341729A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>CN111341729A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_CN111341729A3</originalsourceid><addsrcrecordid>eNrjZDANTs3NTM7PSylNLskvUkhJLctMTlVIzEtRyE3MK01LTC4pLcrMS1fITS3JyE9RKMlILUrNT-NhYE1LzClO5YXS3AyKbq4hzh66qQX58anFBYnJqXmpJfHOfoaGhsYmhuZGlo7GxKgBAJzKLZo</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Semiconductor device and manufacturing method thereof</title><source>esp@cenet</source><creator>WU TIEHIANG</creator><creatorcontrib>WU TIEHIANG</creatorcontrib><description>The present disclosure provides a semiconductor device and a manufacturing method thereof. The semiconductor device includes a substrate, a first active region, a second active region, and a gate structure. The first active region and the second active region are disposed in the substrate. The gate structure includes a bottom, a first sidewall attached to the first active region, and a second sidewall attached to the second active region. The first sidewall and the bottom have a first point of intersection, and the first sidewall and a first horizontal line starting from the first point towardthe substrate have a first included angle. The second sidewall and the bottom have a second point of intersection, and the second sidewall and a second horizontal line starting from the second pointtoward the substrate have a second included angle. The first included angle is different from the second included angle. According to the invention, even if the size of the semiconductor device is reduced, the distance between</description><language>chi ; eng</language><subject>ELECTRICITY</subject><creationdate>2020</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20200626&amp;DB=EPODOC&amp;CC=CN&amp;NR=111341729A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76289</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20200626&amp;DB=EPODOC&amp;CC=CN&amp;NR=111341729A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>WU TIEHIANG</creatorcontrib><title>Semiconductor device and manufacturing method thereof</title><description>The present disclosure provides a semiconductor device and a manufacturing method thereof. The semiconductor device includes a substrate, a first active region, a second active region, and a gate structure. The first active region and the second active region are disposed in the substrate. The gate structure includes a bottom, a first sidewall attached to the first active region, and a second sidewall attached to the second active region. The first sidewall and the bottom have a first point of intersection, and the first sidewall and a first horizontal line starting from the first point towardthe substrate have a first included angle. The second sidewall and the bottom have a second point of intersection, and the second sidewall and a second horizontal line starting from the second pointtoward the substrate have a second included angle. The first included angle is different from the second included angle. According to the invention, even if the size of the semiconductor device is reduced, the distance between</description><subject>ELECTRICITY</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2020</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZDANTs3NTM7PSylNLskvUkhJLctMTlVIzEtRyE3MK01LTC4pLcrMS1fITS3JyE9RKMlILUrNT-NhYE1LzClO5YXS3AyKbq4hzh66qQX58anFBYnJqXmpJfHOfoaGhsYmhuZGlo7GxKgBAJzKLZo</recordid><startdate>20200626</startdate><enddate>20200626</enddate><creator>WU TIEHIANG</creator><scope>EVB</scope></search><sort><creationdate>20200626</creationdate><title>Semiconductor device and manufacturing method thereof</title><author>WU TIEHIANG</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_CN111341729A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>chi ; eng</language><creationdate>2020</creationdate><topic>ELECTRICITY</topic><toplevel>online_resources</toplevel><creatorcontrib>WU TIEHIANG</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>WU TIEHIANG</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Semiconductor device and manufacturing method thereof</title><date>2020-06-26</date><risdate>2020</risdate><abstract>The present disclosure provides a semiconductor device and a manufacturing method thereof. The semiconductor device includes a substrate, a first active region, a second active region, and a gate structure. The first active region and the second active region are disposed in the substrate. The gate structure includes a bottom, a first sidewall attached to the first active region, and a second sidewall attached to the second active region. The first sidewall and the bottom have a first point of intersection, and the first sidewall and a first horizontal line starting from the first point towardthe substrate have a first included angle. The second sidewall and the bottom have a second point of intersection, and the second sidewall and a second horizontal line starting from the second pointtoward the substrate have a second included angle. The first included angle is different from the second included angle. According to the invention, even if the size of the semiconductor device is reduced, the distance between</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language chi ; eng
recordid cdi_epo_espacenet_CN111341729A
source esp@cenet
subjects ELECTRICITY
title Semiconductor device and manufacturing method thereof
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-09T19%3A11%3A12IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=WU%20TIEHIANG&rft.date=2020-06-26&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3ECN111341729A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true