Processor, task processing method thereof and task processing architecture

A processor includes a plurality of cores configured to perform operations independently, a memory, and a control circuit electrically connected to the plurality of cores and the memory. The control circuit is configured to acquire one or more instructions associated with a task, store data correspo...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: KIM RAKIE, LEE KEONGHO, KIM WONJIN, KWON HYUKMIN
Format: Patent
Sprache:chi ; eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator KIM RAKIE
LEE KEONGHO
KIM WONJIN
KWON HYUKMIN
description A processor includes a plurality of cores configured to perform operations independently, a memory, and a control circuit electrically connected to the plurality of cores and the memory. The control circuit is configured to acquire one or more instructions associated with a task, store data corresponding to the task based on the one or more instructions, transmit the instructions to the at least some cores, check one or more cores that have responded to the instructions among the at least some cores, prevent the task from being allocated to the cores except for one core if the task is allocated to the one core, and allocate the task to one of the cores; the allocation of the task including changing state information associated with the allocation and setting other cores not allocated the task among the plurality of cores not to access the data corresponding to the task. Also provided are a task processing method and a task processing architecture. 一种处理器包括:多个核,被配置成独立地执行操作;存储器;以及控制电路,电连接到所述多个核及存储器。控制电路被配置成:获取与任
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_CN110032443A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>CN110032443A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_CN110032443A3</originalsourceid><addsrcrecordid>eNrjZPAKKMpPTi0uzi_SUShJLM5WKIDwM_PSFXJTSzLyUxRKMlKLUvPTFBLzUjCUJBYlZ2SWpCaXlBal8jCwpiXmFKfyQmluBkU31xBnD93Ugvz41OKCxOTUvNSSeGc_Q0MDA2MjExNjR2Ni1AAAXU81hQ</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Processor, task processing method thereof and task processing architecture</title><source>esp@cenet</source><creator>KIM RAKIE ; LEE KEONGHO ; KIM WONJIN ; KWON HYUKMIN</creator><creatorcontrib>KIM RAKIE ; LEE KEONGHO ; KIM WONJIN ; KWON HYUKMIN</creatorcontrib><description>A processor includes a plurality of cores configured to perform operations independently, a memory, and a control circuit electrically connected to the plurality of cores and the memory. The control circuit is configured to acquire one or more instructions associated with a task, store data corresponding to the task based on the one or more instructions, transmit the instructions to the at least some cores, check one or more cores that have responded to the instructions among the at least some cores, prevent the task from being allocated to the cores except for one core if the task is allocated to the one core, and allocate the task to one of the cores; the allocation of the task including changing state information associated with the allocation and setting other cores not allocated the task among the plurality of cores not to access the data corresponding to the task. Also provided are a task processing method and a task processing architecture. 一种处理器包括:多个核,被配置成独立地执行操作;存储器;以及控制电路,电连接到所述多个核及存储器。控制电路被配置成:获取与任</description><language>chi ; eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>2019</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20190719&amp;DB=EPODOC&amp;CC=CN&amp;NR=110032443A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76290</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20190719&amp;DB=EPODOC&amp;CC=CN&amp;NR=110032443A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>KIM RAKIE</creatorcontrib><creatorcontrib>LEE KEONGHO</creatorcontrib><creatorcontrib>KIM WONJIN</creatorcontrib><creatorcontrib>KWON HYUKMIN</creatorcontrib><title>Processor, task processing method thereof and task processing architecture</title><description>A processor includes a plurality of cores configured to perform operations independently, a memory, and a control circuit electrically connected to the plurality of cores and the memory. The control circuit is configured to acquire one or more instructions associated with a task, store data corresponding to the task based on the one or more instructions, transmit the instructions to the at least some cores, check one or more cores that have responded to the instructions among the at least some cores, prevent the task from being allocated to the cores except for one core if the task is allocated to the one core, and allocate the task to one of the cores; the allocation of the task including changing state information associated with the allocation and setting other cores not allocated the task among the plurality of cores not to access the data corresponding to the task. Also provided are a task processing method and a task processing architecture. 一种处理器包括:多个核,被配置成独立地执行操作;存储器;以及控制电路,电连接到所述多个核及存储器。控制电路被配置成:获取与任</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2019</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZPAKKMpPTi0uzi_SUShJLM5WKIDwM_PSFXJTSzLyUxRKMlKLUvPTFBLzUjCUJBYlZ2SWpCaXlBal8jCwpiXmFKfyQmluBkU31xBnD93Ugvz41OKCxOTUvNSSeGc_Q0MDA2MjExNjR2Ni1AAAXU81hQ</recordid><startdate>20190719</startdate><enddate>20190719</enddate><creator>KIM RAKIE</creator><creator>LEE KEONGHO</creator><creator>KIM WONJIN</creator><creator>KWON HYUKMIN</creator><scope>EVB</scope></search><sort><creationdate>20190719</creationdate><title>Processor, task processing method thereof and task processing architecture</title><author>KIM RAKIE ; LEE KEONGHO ; KIM WONJIN ; KWON HYUKMIN</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_CN110032443A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>chi ; eng</language><creationdate>2019</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>KIM RAKIE</creatorcontrib><creatorcontrib>LEE KEONGHO</creatorcontrib><creatorcontrib>KIM WONJIN</creatorcontrib><creatorcontrib>KWON HYUKMIN</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>KIM RAKIE</au><au>LEE KEONGHO</au><au>KIM WONJIN</au><au>KWON HYUKMIN</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Processor, task processing method thereof and task processing architecture</title><date>2019-07-19</date><risdate>2019</risdate><abstract>A processor includes a plurality of cores configured to perform operations independently, a memory, and a control circuit electrically connected to the plurality of cores and the memory. The control circuit is configured to acquire one or more instructions associated with a task, store data corresponding to the task based on the one or more instructions, transmit the instructions to the at least some cores, check one or more cores that have responded to the instructions among the at least some cores, prevent the task from being allocated to the cores except for one core if the task is allocated to the one core, and allocate the task to one of the cores; the allocation of the task including changing state information associated with the allocation and setting other cores not allocated the task among the plurality of cores not to access the data corresponding to the task. Also provided are a task processing method and a task processing architecture. 一种处理器包括:多个核,被配置成独立地执行操作;存储器;以及控制电路,电连接到所述多个核及存储器。控制电路被配置成:获取与任</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language chi ; eng
recordid cdi_epo_espacenet_CN110032443A
source esp@cenet
subjects CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
title Processor, task processing method thereof and task processing architecture
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-31T10%3A04%3A22IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=KIM%20RAKIE&rft.date=2019-07-19&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3ECN110032443A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true