AlGaN/GaN enhanced MOSFET device of trench gate structure and preparation method for AlGaN/GaN enhanced MOSFET device

The invention discloses a preparation method for an AlGaN/GaN enhanced MOSFET device of a trench gate structure based on an I-V trench depth and trench surface damage. The I-V characteristics betweena source electrode and a drain electrode are measured during the etching of the gate trench; when the...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: REN BILEI, CHEN DUNJUN, ZHENG YOULIAO, ZHANG RONG
Format: Patent
Sprache:chi ; eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator REN BILEI
CHEN DUNJUN
ZHENG YOULIAO
ZHANG RONG
description The invention discloses a preparation method for an AlGaN/GaN enhanced MOSFET device of a trench gate structure based on an I-V trench depth and trench surface damage. The I-V characteristics betweena source electrode and a drain electrode are measured during the etching of the gate trench; when the I-V characteristics show that a high resistance state exists between the source electrode and thedrain electrode, the etching is stopped. The invention further discloses a manufactured device and the application of the I-V test between the source electrode and the drain electrode in representingthe gate trench depth and the surface damage of the AlGaN/GaN enhanced MOSFET device of the trench gate structure. The I-V test between the source electrode and the drain electrode is applied to determine the gate trench depth and reduce the surface damage through combining a low-power cyclic etching method. Meanwhile, the I-V test can represent whether the surface treatment process can reduce thesurface damage of the gate
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_CN109860048A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>CN109860048A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_CN109860048A3</originalsourceid><addsrcrecordid>eNqNjLsKwkAQRbexEPUfxg8QI4rEMgQfjbHQPgy7NyYQd5fJrN9vCnstLqc4hzs1qejPXK3HEXzL3sLR9XY_HR_k8O4sKDSkAm9berKCBpVkNQmIvaMoiCysXfD0grbBUROEfp3OzaThfsDiy5lZjrK8rBBDjSGyhYfWZbXJDvk-y3Z5sf2n-QAZuEJH</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>AlGaN/GaN enhanced MOSFET device of trench gate structure and preparation method for AlGaN/GaN enhanced MOSFET device</title><source>esp@cenet</source><creator>REN BILEI ; CHEN DUNJUN ; ZHENG YOULIAO ; ZHANG RONG</creator><creatorcontrib>REN BILEI ; CHEN DUNJUN ; ZHENG YOULIAO ; ZHANG RONG</creatorcontrib><description>The invention discloses a preparation method for an AlGaN/GaN enhanced MOSFET device of a trench gate structure based on an I-V trench depth and trench surface damage. The I-V characteristics betweena source electrode and a drain electrode are measured during the etching of the gate trench; when the I-V characteristics show that a high resistance state exists between the source electrode and thedrain electrode, the etching is stopped. The invention further discloses a manufactured device and the application of the I-V test between the source electrode and the drain electrode in representingthe gate trench depth and the surface damage of the AlGaN/GaN enhanced MOSFET device of the trench gate structure. The I-V test between the source electrode and the drain electrode is applied to determine the gate trench depth and reduce the surface damage through combining a low-power cyclic etching method. Meanwhile, the I-V test can represent whether the surface treatment process can reduce thesurface damage of the gate</description><language>chi ; eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2019</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20190607&amp;DB=EPODOC&amp;CC=CN&amp;NR=109860048A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,309,781,886,25569,76552</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20190607&amp;DB=EPODOC&amp;CC=CN&amp;NR=109860048A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>REN BILEI</creatorcontrib><creatorcontrib>CHEN DUNJUN</creatorcontrib><creatorcontrib>ZHENG YOULIAO</creatorcontrib><creatorcontrib>ZHANG RONG</creatorcontrib><title>AlGaN/GaN enhanced MOSFET device of trench gate structure and preparation method for AlGaN/GaN enhanced MOSFET device</title><description>The invention discloses a preparation method for an AlGaN/GaN enhanced MOSFET device of a trench gate structure based on an I-V trench depth and trench surface damage. The I-V characteristics betweena source electrode and a drain electrode are measured during the etching of the gate trench; when the I-V characteristics show that a high resistance state exists between the source electrode and thedrain electrode, the etching is stopped. The invention further discloses a manufactured device and the application of the I-V test between the source electrode and the drain electrode in representingthe gate trench depth and the surface damage of the AlGaN/GaN enhanced MOSFET device of the trench gate structure. The I-V test between the source electrode and the drain electrode is applied to determine the gate trench depth and reduce the surface damage through combining a low-power cyclic etching method. Meanwhile, the I-V test can represent whether the surface treatment process can reduce thesurface damage of the gate</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2019</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNjLsKwkAQRbexEPUfxg8QI4rEMgQfjbHQPgy7NyYQd5fJrN9vCnstLqc4hzs1qejPXK3HEXzL3sLR9XY_HR_k8O4sKDSkAm9berKCBpVkNQmIvaMoiCysXfD0grbBUROEfp3OzaThfsDiy5lZjrK8rBBDjSGyhYfWZbXJDvk-y3Z5sf2n-QAZuEJH</recordid><startdate>20190607</startdate><enddate>20190607</enddate><creator>REN BILEI</creator><creator>CHEN DUNJUN</creator><creator>ZHENG YOULIAO</creator><creator>ZHANG RONG</creator><scope>EVB</scope></search><sort><creationdate>20190607</creationdate><title>AlGaN/GaN enhanced MOSFET device of trench gate structure and preparation method for AlGaN/GaN enhanced MOSFET device</title><author>REN BILEI ; CHEN DUNJUN ; ZHENG YOULIAO ; ZHANG RONG</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_CN109860048A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>chi ; eng</language><creationdate>2019</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>REN BILEI</creatorcontrib><creatorcontrib>CHEN DUNJUN</creatorcontrib><creatorcontrib>ZHENG YOULIAO</creatorcontrib><creatorcontrib>ZHANG RONG</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>REN BILEI</au><au>CHEN DUNJUN</au><au>ZHENG YOULIAO</au><au>ZHANG RONG</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>AlGaN/GaN enhanced MOSFET device of trench gate structure and preparation method for AlGaN/GaN enhanced MOSFET device</title><date>2019-06-07</date><risdate>2019</risdate><abstract>The invention discloses a preparation method for an AlGaN/GaN enhanced MOSFET device of a trench gate structure based on an I-V trench depth and trench surface damage. The I-V characteristics betweena source electrode and a drain electrode are measured during the etching of the gate trench; when the I-V characteristics show that a high resistance state exists between the source electrode and thedrain electrode, the etching is stopped. The invention further discloses a manufactured device and the application of the I-V test between the source electrode and the drain electrode in representingthe gate trench depth and the surface damage of the AlGaN/GaN enhanced MOSFET device of the trench gate structure. The I-V test between the source electrode and the drain electrode is applied to determine the gate trench depth and reduce the surface damage through combining a low-power cyclic etching method. Meanwhile, the I-V test can represent whether the surface treatment process can reduce thesurface damage of the gate</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language chi ; eng
recordid cdi_epo_espacenet_CN109860048A
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
title AlGaN/GaN enhanced MOSFET device of trench gate structure and preparation method for AlGaN/GaN enhanced MOSFET device
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-14T09%3A45%3A09IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=REN%20BILEI&rft.date=2019-06-07&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3ECN109860048A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true