Multiphase clock serializer and signal conversion system

The invention relates to a multiphase clock serializer and a signal conversion system. The multiphase clock serializer is applied to the signal conversion system with a single frequency, and comprisesa multi-channel parallel data preprocessing circuit, an equal-width continuous pulse signal generati...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: HUO ZONGLIANG, LIU FEI, WANG QI, YANG SHIYANG, HE JIE, DENG CHUNFEI, YE TIANCHUN
Format: Patent
Sprache:chi ; eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator HUO ZONGLIANG
LIU FEI
WANG QI
YANG SHIYANG
HE JIE
DENG CHUNFEI
YE TIANCHUN
description The invention relates to a multiphase clock serializer and a signal conversion system. The multiphase clock serializer is applied to the signal conversion system with a single frequency, and comprisesa multi-channel parallel data preprocessing circuit, an equal-width continuous pulse signal generating circuit and a multiplexing circuit; the multi-channel parallel data preprocessing circuit is used for preprocessing multi-channel parallel data to obtain multiple pieces of preprocessed serial data, and meanwhile providing sufficient establishment time for subsequent serial processing; and a plurality of equal-width pulse signals can be generated by the equal-width continuous pulse signal generating circuit, so that the multiplexing circuit can perform final serial processing on the multi-channel preprocessed serial data according to a plurality of equal-width clock pulses to obtain a serial data stream. The equal-width pulse signals can be generated without use of a frequency divider, so that the structure of t
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_CN109687860A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>CN109687860A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_CN109687860A3</originalsourceid><addsrcrecordid>eNrjZLDwLc0pySzISCxOVUjOyU_OVihOLcpMzMmsSi1SSMxLUSjOTM9LzFFIzs8rSy0qzszPUyiuLC5JzeVhYE1LzClO5YXS3AyKbq4hzh66qQX58anFBYnJqXmpJfHOfoYGlmYW5hZmBo7GxKgBAEt9Lvc</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Multiphase clock serializer and signal conversion system</title><source>esp@cenet</source><creator>HUO ZONGLIANG ; LIU FEI ; WANG QI ; YANG SHIYANG ; HE JIE ; DENG CHUNFEI ; YE TIANCHUN</creator><creatorcontrib>HUO ZONGLIANG ; LIU FEI ; WANG QI ; YANG SHIYANG ; HE JIE ; DENG CHUNFEI ; YE TIANCHUN</creatorcontrib><description>The invention relates to a multiphase clock serializer and a signal conversion system. The multiphase clock serializer is applied to the signal conversion system with a single frequency, and comprisesa multi-channel parallel data preprocessing circuit, an equal-width continuous pulse signal generating circuit and a multiplexing circuit; the multi-channel parallel data preprocessing circuit is used for preprocessing multi-channel parallel data to obtain multiple pieces of preprocessed serial data, and meanwhile providing sufficient establishment time for subsequent serial processing; and a plurality of equal-width pulse signals can be generated by the equal-width continuous pulse signal generating circuit, so that the multiplexing circuit can perform final serial processing on the multi-channel preprocessed serial data according to a plurality of equal-width clock pulses to obtain a serial data stream. The equal-width pulse signals can be generated without use of a frequency divider, so that the structure of t</description><language>chi ; eng</language><subject>BASIC ELECTRONIC CIRCUITRY ; ELECTRICITY ; PULSE TECHNIQUE</subject><creationdate>2019</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20190426&amp;DB=EPODOC&amp;CC=CN&amp;NR=109687860A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20190426&amp;DB=EPODOC&amp;CC=CN&amp;NR=109687860A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>HUO ZONGLIANG</creatorcontrib><creatorcontrib>LIU FEI</creatorcontrib><creatorcontrib>WANG QI</creatorcontrib><creatorcontrib>YANG SHIYANG</creatorcontrib><creatorcontrib>HE JIE</creatorcontrib><creatorcontrib>DENG CHUNFEI</creatorcontrib><creatorcontrib>YE TIANCHUN</creatorcontrib><title>Multiphase clock serializer and signal conversion system</title><description>The invention relates to a multiphase clock serializer and a signal conversion system. The multiphase clock serializer is applied to the signal conversion system with a single frequency, and comprisesa multi-channel parallel data preprocessing circuit, an equal-width continuous pulse signal generating circuit and a multiplexing circuit; the multi-channel parallel data preprocessing circuit is used for preprocessing multi-channel parallel data to obtain multiple pieces of preprocessed serial data, and meanwhile providing sufficient establishment time for subsequent serial processing; and a plurality of equal-width pulse signals can be generated by the equal-width continuous pulse signal generating circuit, so that the multiplexing circuit can perform final serial processing on the multi-channel preprocessed serial data according to a plurality of equal-width clock pulses to obtain a serial data stream. The equal-width pulse signals can be generated without use of a frequency divider, so that the structure of t</description><subject>BASIC ELECTRONIC CIRCUITRY</subject><subject>ELECTRICITY</subject><subject>PULSE TECHNIQUE</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2019</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZLDwLc0pySzISCxOVUjOyU_OVihOLcpMzMmsSi1SSMxLUSjOTM9LzFFIzs8rSy0qzszPUyiuLC5JzeVhYE1LzClO5YXS3AyKbq4hzh66qQX58anFBYnJqXmpJfHOfoYGlmYW5hZmBo7GxKgBAEt9Lvc</recordid><startdate>20190426</startdate><enddate>20190426</enddate><creator>HUO ZONGLIANG</creator><creator>LIU FEI</creator><creator>WANG QI</creator><creator>YANG SHIYANG</creator><creator>HE JIE</creator><creator>DENG CHUNFEI</creator><creator>YE TIANCHUN</creator><scope>EVB</scope></search><sort><creationdate>20190426</creationdate><title>Multiphase clock serializer and signal conversion system</title><author>HUO ZONGLIANG ; LIU FEI ; WANG QI ; YANG SHIYANG ; HE JIE ; DENG CHUNFEI ; YE TIANCHUN</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_CN109687860A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>chi ; eng</language><creationdate>2019</creationdate><topic>BASIC ELECTRONIC CIRCUITRY</topic><topic>ELECTRICITY</topic><topic>PULSE TECHNIQUE</topic><toplevel>online_resources</toplevel><creatorcontrib>HUO ZONGLIANG</creatorcontrib><creatorcontrib>LIU FEI</creatorcontrib><creatorcontrib>WANG QI</creatorcontrib><creatorcontrib>YANG SHIYANG</creatorcontrib><creatorcontrib>HE JIE</creatorcontrib><creatorcontrib>DENG CHUNFEI</creatorcontrib><creatorcontrib>YE TIANCHUN</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>HUO ZONGLIANG</au><au>LIU FEI</au><au>WANG QI</au><au>YANG SHIYANG</au><au>HE JIE</au><au>DENG CHUNFEI</au><au>YE TIANCHUN</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Multiphase clock serializer and signal conversion system</title><date>2019-04-26</date><risdate>2019</risdate><abstract>The invention relates to a multiphase clock serializer and a signal conversion system. The multiphase clock serializer is applied to the signal conversion system with a single frequency, and comprisesa multi-channel parallel data preprocessing circuit, an equal-width continuous pulse signal generating circuit and a multiplexing circuit; the multi-channel parallel data preprocessing circuit is used for preprocessing multi-channel parallel data to obtain multiple pieces of preprocessed serial data, and meanwhile providing sufficient establishment time for subsequent serial processing; and a plurality of equal-width pulse signals can be generated by the equal-width continuous pulse signal generating circuit, so that the multiplexing circuit can perform final serial processing on the multi-channel preprocessed serial data according to a plurality of equal-width clock pulses to obtain a serial data stream. The equal-width pulse signals can be generated without use of a frequency divider, so that the structure of t</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language chi ; eng
recordid cdi_epo_espacenet_CN109687860A
source esp@cenet
subjects BASIC ELECTRONIC CIRCUITRY
ELECTRICITY
PULSE TECHNIQUE
title Multiphase clock serializer and signal conversion system
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-07T14%3A09%3A28IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=HUO%20ZONGLIANG&rft.date=2019-04-26&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3ECN109687860A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true