Field effect transistor with vertical channel and preparation method thereof

The invention provides a field effect transistor with a vertical channel and a preparation method thereof. The preparation method comprises the following steps: S1, forming a fin structure on a substrate, wherein the bottom of the fin structure is provided with a first doping region; S2, forming a b...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: YIN HUAXIANG, HOU CHAOZHAO
Format: Patent
Sprache:chi ; eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator YIN HUAXIANG
HOU CHAOZHAO
description The invention provides a field effect transistor with a vertical channel and a preparation method thereof. The preparation method comprises the following steps: S1, forming a fin structure on a substrate, wherein the bottom of the fin structure is provided with a first doping region; S2, forming a bottom side wall that surrounds and contacts the first doping region on the substrate; S3, forming agate stack structure that surrounds and contacts the fin structure on the bottom side wall, wherein the gate stack structure protrudes from the top of the fin structure; S4, forming a top side wall that surrounds and contacts the fin structure on the gate stack structure, and forming a second doping region on the fin structure, wherein at least part of the second doping region protrudes from the top side wall, and the first doping region and the second doping region form a source/drain electrode of the field effect transistor. The preparation method has the advantages of easing restrictions tophysical gate length and
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_CN109473358A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>CN109473358A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_CN109473358A3</originalsourceid><addsrcrecordid>eNqNyjEKAjEQBdA0FqLeYTyAoERRS1lcLMTKfhmSHxKIk5AMen0bD2D1mjc39zEhe0IIcEraWHrqWhp9kkZ6o2lynMlFFkEmFk-1oXJjTUXoBY3Fk0Y0lLA0s8C5Y_VzYdbj9TncNqhlQq_sINBpeOy25_3R2sPpYv85X8i8NkI</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Field effect transistor with vertical channel and preparation method thereof</title><source>esp@cenet</source><creator>YIN HUAXIANG ; HOU CHAOZHAO</creator><creatorcontrib>YIN HUAXIANG ; HOU CHAOZHAO</creatorcontrib><description>The invention provides a field effect transistor with a vertical channel and a preparation method thereof. The preparation method comprises the following steps: S1, forming a fin structure on a substrate, wherein the bottom of the fin structure is provided with a first doping region; S2, forming a bottom side wall that surrounds and contacts the first doping region on the substrate; S3, forming agate stack structure that surrounds and contacts the fin structure on the bottom side wall, wherein the gate stack structure protrudes from the top of the fin structure; S4, forming a top side wall that surrounds and contacts the fin structure on the gate stack structure, and forming a second doping region on the fin structure, wherein at least part of the second doping region protrudes from the top side wall, and the first doping region and the second doping region form a source/drain electrode of the field effect transistor. The preparation method has the advantages of easing restrictions tophysical gate length and</description><language>chi ; eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2019</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20190315&amp;DB=EPODOC&amp;CC=CN&amp;NR=109473358A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,778,883,25551,76302</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20190315&amp;DB=EPODOC&amp;CC=CN&amp;NR=109473358A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>YIN HUAXIANG</creatorcontrib><creatorcontrib>HOU CHAOZHAO</creatorcontrib><title>Field effect transistor with vertical channel and preparation method thereof</title><description>The invention provides a field effect transistor with a vertical channel and a preparation method thereof. The preparation method comprises the following steps: S1, forming a fin structure on a substrate, wherein the bottom of the fin structure is provided with a first doping region; S2, forming a bottom side wall that surrounds and contacts the first doping region on the substrate; S3, forming agate stack structure that surrounds and contacts the fin structure on the bottom side wall, wherein the gate stack structure protrudes from the top of the fin structure; S4, forming a top side wall that surrounds and contacts the fin structure on the gate stack structure, and forming a second doping region on the fin structure, wherein at least part of the second doping region protrudes from the top side wall, and the first doping region and the second doping region form a source/drain electrode of the field effect transistor. The preparation method has the advantages of easing restrictions tophysical gate length and</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2019</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNyjEKAjEQBdA0FqLeYTyAoERRS1lcLMTKfhmSHxKIk5AMen0bD2D1mjc39zEhe0IIcEraWHrqWhp9kkZ6o2lynMlFFkEmFk-1oXJjTUXoBY3Fk0Y0lLA0s8C5Y_VzYdbj9TncNqhlQq_sINBpeOy25_3R2sPpYv85X8i8NkI</recordid><startdate>20190315</startdate><enddate>20190315</enddate><creator>YIN HUAXIANG</creator><creator>HOU CHAOZHAO</creator><scope>EVB</scope></search><sort><creationdate>20190315</creationdate><title>Field effect transistor with vertical channel and preparation method thereof</title><author>YIN HUAXIANG ; HOU CHAOZHAO</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_CN109473358A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>chi ; eng</language><creationdate>2019</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>YIN HUAXIANG</creatorcontrib><creatorcontrib>HOU CHAOZHAO</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>YIN HUAXIANG</au><au>HOU CHAOZHAO</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Field effect transistor with vertical channel and preparation method thereof</title><date>2019-03-15</date><risdate>2019</risdate><abstract>The invention provides a field effect transistor with a vertical channel and a preparation method thereof. The preparation method comprises the following steps: S1, forming a fin structure on a substrate, wherein the bottom of the fin structure is provided with a first doping region; S2, forming a bottom side wall that surrounds and contacts the first doping region on the substrate; S3, forming agate stack structure that surrounds and contacts the fin structure on the bottom side wall, wherein the gate stack structure protrudes from the top of the fin structure; S4, forming a top side wall that surrounds and contacts the fin structure on the gate stack structure, and forming a second doping region on the fin structure, wherein at least part of the second doping region protrudes from the top side wall, and the first doping region and the second doping region form a source/drain electrode of the field effect transistor. The preparation method has the advantages of easing restrictions tophysical gate length and</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language chi ; eng
recordid cdi_epo_espacenet_CN109473358A
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
title Field effect transistor with vertical channel and preparation method thereof
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-15T22%3A21%3A05IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=YIN%20HUAXIANG&rft.date=2019-03-15&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3ECN109473358A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true