DC-offset canceler circuit and method for using the circuit

A dc-offset canceler circuit is provided, which cancels a dc offset more effectively. This circuit includes a first differential pair of emitter-coupled first and second bipolar transistors driven by a first constant current source/sink, and a second differential pair of emitter-coupled third and fo...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
1. Verfasser: HIROSHI KUDOU
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator HIROSHI KUDOU
description A dc-offset canceler circuit is provided, which cancels a dc offset more effectively. This circuit includes a first differential pair of emitter-coupled first and second bipolar transistors driven by a first constant current source/sink, and a second differential pair of emitter-coupled third and fourth bipolar transistors driven by a second constant current source/sink. The first and second differential pairs are coupled by a coupling capacitor. An emitter of a fifth bipolar transistor is connected to the emitters of the first and second transistors. An emitter of a sixth bipolar transistor is connected to the emitters of the third and fourth transistors. Bases of the first and fifth transistors are connected to a first input terminal. A base of the second transistor is connected to the first input terminal through a first resistor. Bases of the fourth and sixth transistors are connected to a second input terminal. A base of the third transistor is connected to the second input terminal through a second resistor. Collectors of the first, third, and sixth transistors are connected to a first output terminal, and those of the second, fourth, and fifth transistors are connected to a second output terminal.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_CN1079610CC</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>CN1079610CC</sourcerecordid><originalsourceid>FETCH-epo_espacenet_CN1079610CC3</originalsourceid><addsrcrecordid>eNrjZLB2cdbNT0srTi1RSE7MS07NSS1SSM4sSi7NLFFIzEtRyE0tychPUUjLL1IoLc7MS1coyUiFKeBhYE1LzClO5YXS3AwKbq4hzh66qQX58anFBYnJqXmpJfHOfoYG5pZmhgbOzsZEKAEAD1kumg</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>DC-offset canceler circuit and method for using the circuit</title><source>esp@cenet</source><creator>HIROSHI KUDOU</creator><creatorcontrib>HIROSHI KUDOU</creatorcontrib><description>A dc-offset canceler circuit is provided, which cancels a dc offset more effectively. This circuit includes a first differential pair of emitter-coupled first and second bipolar transistors driven by a first constant current source/sink, and a second differential pair of emitter-coupled third and fourth bipolar transistors driven by a second constant current source/sink. The first and second differential pairs are coupled by a coupling capacitor. An emitter of a fifth bipolar transistor is connected to the emitters of the first and second transistors. An emitter of a sixth bipolar transistor is connected to the emitters of the third and fourth transistors. Bases of the first and fifth transistors are connected to a first input terminal. A base of the second transistor is connected to the first input terminal through a first resistor. Bases of the fourth and sixth transistors are connected to a second input terminal. A base of the third transistor is connected to the second input terminal through a second resistor. Collectors of the first, third, and sixth transistors are connected to a first output terminal, and those of the second, fourth, and fifth transistors are connected to a second output terminal.</description><edition>7</edition><language>eng</language><subject>AMPLIFIERS ; BASIC ELECTRONIC CIRCUITRY ; ELECTRICITY</subject><creationdate>2002</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20020220&amp;DB=EPODOC&amp;CC=CN&amp;NR=1079610C$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76289</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20020220&amp;DB=EPODOC&amp;CC=CN&amp;NR=1079610C$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>HIROSHI KUDOU</creatorcontrib><title>DC-offset canceler circuit and method for using the circuit</title><description>A dc-offset canceler circuit is provided, which cancels a dc offset more effectively. This circuit includes a first differential pair of emitter-coupled first and second bipolar transistors driven by a first constant current source/sink, and a second differential pair of emitter-coupled third and fourth bipolar transistors driven by a second constant current source/sink. The first and second differential pairs are coupled by a coupling capacitor. An emitter of a fifth bipolar transistor is connected to the emitters of the first and second transistors. An emitter of a sixth bipolar transistor is connected to the emitters of the third and fourth transistors. Bases of the first and fifth transistors are connected to a first input terminal. A base of the second transistor is connected to the first input terminal through a first resistor. Bases of the fourth and sixth transistors are connected to a second input terminal. A base of the third transistor is connected to the second input terminal through a second resistor. Collectors of the first, third, and sixth transistors are connected to a first output terminal, and those of the second, fourth, and fifth transistors are connected to a second output terminal.</description><subject>AMPLIFIERS</subject><subject>BASIC ELECTRONIC CIRCUITRY</subject><subject>ELECTRICITY</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2002</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZLB2cdbNT0srTi1RSE7MS07NSS1SSM4sSi7NLFFIzEtRyE0tychPUUjLL1IoLc7MS1coyUiFKeBhYE1LzClO5YXS3AwKbq4hzh66qQX58anFBYnJqXmpJfHOfoYG5pZmhgbOzsZEKAEAD1kumg</recordid><startdate>20020220</startdate><enddate>20020220</enddate><creator>HIROSHI KUDOU</creator><scope>EVB</scope></search><sort><creationdate>20020220</creationdate><title>DC-offset canceler circuit and method for using the circuit</title><author>HIROSHI KUDOU</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_CN1079610CC3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2002</creationdate><topic>AMPLIFIERS</topic><topic>BASIC ELECTRONIC CIRCUITRY</topic><topic>ELECTRICITY</topic><toplevel>online_resources</toplevel><creatorcontrib>HIROSHI KUDOU</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>HIROSHI KUDOU</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>DC-offset canceler circuit and method for using the circuit</title><date>2002-02-20</date><risdate>2002</risdate><abstract>A dc-offset canceler circuit is provided, which cancels a dc offset more effectively. This circuit includes a first differential pair of emitter-coupled first and second bipolar transistors driven by a first constant current source/sink, and a second differential pair of emitter-coupled third and fourth bipolar transistors driven by a second constant current source/sink. The first and second differential pairs are coupled by a coupling capacitor. An emitter of a fifth bipolar transistor is connected to the emitters of the first and second transistors. An emitter of a sixth bipolar transistor is connected to the emitters of the third and fourth transistors. Bases of the first and fifth transistors are connected to a first input terminal. A base of the second transistor is connected to the first input terminal through a first resistor. Bases of the fourth and sixth transistors are connected to a second input terminal. A base of the third transistor is connected to the second input terminal through a second resistor. Collectors of the first, third, and sixth transistors are connected to a first output terminal, and those of the second, fourth, and fifth transistors are connected to a second output terminal.</abstract><edition>7</edition><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_CN1079610CC
source esp@cenet
subjects AMPLIFIERS
BASIC ELECTRONIC CIRCUITRY
ELECTRICITY
title DC-offset canceler circuit and method for using the circuit
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-05T01%3A42%3A48IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=HIROSHI%20KUDOU&rft.date=2002-02-20&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3ECN1079610CC%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true