FSK DECODING USING ENVELOP COMPARISON IN THE DIGITAL DOMAIN
A method of FSK decoding includes generating a pulse waveform (R'Edge) from a received FSK encoded signal (FSK signal) (101) and a system clock (Sys_clk). From R'Edge and Sys_clk clocks are generatedby clock generator (115) including a first clock and second clock framing a logic '0...
Gespeichert in:
Hauptverfasser: | , , , |
---|---|
Format: | Patent |
Sprache: | chi ; eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | |
---|---|
container_issue | |
container_start_page | |
container_title | |
container_volume | |
creator | PAI SANDEEP KN DINESH KUMAR GUDI BALAKRISHNA G SATHYANARAYANA ARAVIND |
description | A method of FSK decoding includes generating a pulse waveform (R'Edge) from a received FSK encoded signal (FSK signal) (101) and a system clock (Sys_clk). From R'Edge and Sys_clk clocks are generatedby clock generator (115) including a first clock and second clock framing a logic '0' level of the FSK signal, and a third clock and fourth clock framing a logic '1' level of the FSK signal. At leastfour frequency envelops are generated from the clocks by envelop generator (120) including a logic '0' envelop, a logic '1' envelop, a lower frequency envelop below the logic '0' envelop, and an upperfrequency envelop above the logic '1' envelop. R'Edge is compared to the four envelops by comparator (125), and a decoded output (130) is produced, logic '0' if the R'Edge overlaps the logic '0' envelop, logic '1' if R'Edge overlaps the logic '1' envelop, and a previous output state if R'Edge does not overlap the logic '0' or logic '1' envelop.
种FSK解码的方法包括从接收到的经FSK编码的信号(FSK信号)(101)和系统时钟(Sys_clk)生成脉冲波形(R'边沿)。从R'边沿和Sys_clk由时 |
format | Patent |
fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_CN107852389A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>CN107852389A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_CN107852389A3</originalsourceid><addsrcrecordid>eNrjZLB2C_ZWcHF19nfx9HNXCA0Gka5-Ya4-_gEKzv6-AY5BnsH-fgqefgohHq4KLp7uniGOPgou_r6Onn48DKxpiTnFqbxQmptB0c01xNlDN7UgPz61uCAxOTUvtSTe2c_QwNzC1MjYwtLRmBg1AMOKKSE</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>FSK DECODING USING ENVELOP COMPARISON IN THE DIGITAL DOMAIN</title><source>esp@cenet</source><creator>PAI SANDEEP ; KN DINESH KUMAR ; GUDI BALAKRISHNA G ; SATHYANARAYANA ARAVIND</creator><creatorcontrib>PAI SANDEEP ; KN DINESH KUMAR ; GUDI BALAKRISHNA G ; SATHYANARAYANA ARAVIND</creatorcontrib><description>A method of FSK decoding includes generating a pulse waveform (R'Edge) from a received FSK encoded signal (FSK signal) (101) and a system clock (Sys_clk). From R'Edge and Sys_clk clocks are generatedby clock generator (115) including a first clock and second clock framing a logic '0' level of the FSK signal, and a third clock and fourth clock framing a logic '1' level of the FSK signal. At leastfour frequency envelops are generated from the clocks by envelop generator (120) including a logic '0' envelop, a logic '1' envelop, a lower frequency envelop below the logic '0' envelop, and an upperfrequency envelop above the logic '1' envelop. R'Edge is compared to the four envelops by comparator (125), and a decoded output (130) is produced, logic '0' if the R'Edge overlaps the logic '0' envelop, logic '1' if R'Edge overlaps the logic '1' envelop, and a previous output state if R'Edge does not overlap the logic '0' or logic '1' envelop.
种FSK解码的方法包括从接收到的经FSK编码的信号(FSK信号)(101)和系统时钟(Sys_clk)生成脉冲波形(R'边沿)。从R'边沿和Sys_clk由时</description><language>chi ; eng</language><subject>ELECTRIC COMMUNICATION TECHNIQUE ; ELECTRICITY ; TRANSMISSION ; TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHICCOMMUNICATION</subject><creationdate>2018</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20180327&DB=EPODOC&CC=CN&NR=107852389A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25543,76294</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20180327&DB=EPODOC&CC=CN&NR=107852389A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>PAI SANDEEP</creatorcontrib><creatorcontrib>KN DINESH KUMAR</creatorcontrib><creatorcontrib>GUDI BALAKRISHNA G</creatorcontrib><creatorcontrib>SATHYANARAYANA ARAVIND</creatorcontrib><title>FSK DECODING USING ENVELOP COMPARISON IN THE DIGITAL DOMAIN</title><description>A method of FSK decoding includes generating a pulse waveform (R'Edge) from a received FSK encoded signal (FSK signal) (101) and a system clock (Sys_clk). From R'Edge and Sys_clk clocks are generatedby clock generator (115) including a first clock and second clock framing a logic '0' level of the FSK signal, and a third clock and fourth clock framing a logic '1' level of the FSK signal. At leastfour frequency envelops are generated from the clocks by envelop generator (120) including a logic '0' envelop, a logic '1' envelop, a lower frequency envelop below the logic '0' envelop, and an upperfrequency envelop above the logic '1' envelop. R'Edge is compared to the four envelops by comparator (125), and a decoded output (130) is produced, logic '0' if the R'Edge overlaps the logic '0' envelop, logic '1' if R'Edge overlaps the logic '1' envelop, and a previous output state if R'Edge does not overlap the logic '0' or logic '1' envelop.
种FSK解码的方法包括从接收到的经FSK编码的信号(FSK信号)(101)和系统时钟(Sys_clk)生成脉冲波形(R'边沿)。从R'边沿和Sys_clk由时</description><subject>ELECTRIC COMMUNICATION TECHNIQUE</subject><subject>ELECTRICITY</subject><subject>TRANSMISSION</subject><subject>TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHICCOMMUNICATION</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2018</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZLB2C_ZWcHF19nfx9HNXCA0Gka5-Ya4-_gEKzv6-AY5BnsH-fgqefgohHq4KLp7uniGOPgou_r6Onn48DKxpiTnFqbxQmptB0c01xNlDN7UgPz61uCAxOTUvtSTe2c_QwNzC1MjYwtLRmBg1AMOKKSE</recordid><startdate>20180327</startdate><enddate>20180327</enddate><creator>PAI SANDEEP</creator><creator>KN DINESH KUMAR</creator><creator>GUDI BALAKRISHNA G</creator><creator>SATHYANARAYANA ARAVIND</creator><scope>EVB</scope></search><sort><creationdate>20180327</creationdate><title>FSK DECODING USING ENVELOP COMPARISON IN THE DIGITAL DOMAIN</title><author>PAI SANDEEP ; KN DINESH KUMAR ; GUDI BALAKRISHNA G ; SATHYANARAYANA ARAVIND</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_CN107852389A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>chi ; eng</language><creationdate>2018</creationdate><topic>ELECTRIC COMMUNICATION TECHNIQUE</topic><topic>ELECTRICITY</topic><topic>TRANSMISSION</topic><topic>TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHICCOMMUNICATION</topic><toplevel>online_resources</toplevel><creatorcontrib>PAI SANDEEP</creatorcontrib><creatorcontrib>KN DINESH KUMAR</creatorcontrib><creatorcontrib>GUDI BALAKRISHNA G</creatorcontrib><creatorcontrib>SATHYANARAYANA ARAVIND</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>PAI SANDEEP</au><au>KN DINESH KUMAR</au><au>GUDI BALAKRISHNA G</au><au>SATHYANARAYANA ARAVIND</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>FSK DECODING USING ENVELOP COMPARISON IN THE DIGITAL DOMAIN</title><date>2018-03-27</date><risdate>2018</risdate><abstract>A method of FSK decoding includes generating a pulse waveform (R'Edge) from a received FSK encoded signal (FSK signal) (101) and a system clock (Sys_clk). From R'Edge and Sys_clk clocks are generatedby clock generator (115) including a first clock and second clock framing a logic '0' level of the FSK signal, and a third clock and fourth clock framing a logic '1' level of the FSK signal. At leastfour frequency envelops are generated from the clocks by envelop generator (120) including a logic '0' envelop, a logic '1' envelop, a lower frequency envelop below the logic '0' envelop, and an upperfrequency envelop above the logic '1' envelop. R'Edge is compared to the four envelops by comparator (125), and a decoded output (130) is produced, logic '0' if the R'Edge overlaps the logic '0' envelop, logic '1' if R'Edge overlaps the logic '1' envelop, and a previous output state if R'Edge does not overlap the logic '0' or logic '1' envelop.
种FSK解码的方法包括从接收到的经FSK编码的信号(FSK信号)(101)和系统时钟(Sys_clk)生成脉冲波形(R'边沿)。从R'边沿和Sys_clk由时</abstract><oa>free_for_read</oa></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | |
ispartof | |
issn | |
language | chi ; eng |
recordid | cdi_epo_espacenet_CN107852389A |
source | esp@cenet |
subjects | ELECTRIC COMMUNICATION TECHNIQUE ELECTRICITY TRANSMISSION TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHICCOMMUNICATION |
title | FSK DECODING USING ENVELOP COMPARISON IN THE DIGITAL DOMAIN |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-21T19%3A49%3A16IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=PAI%20SANDEEP&rft.date=2018-03-27&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3ECN107852389A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |